



Implementation of an Asynchronous Serial I/O

INTRODUCTION

The PIC16C5X series from Microchip Technology Inc., are 8-bit, high-speed, EPROM-based microcontrollers. This application note describes the implementation of an Asynchronous serial I/O using Microchip's PIC16C5X series of high-speed 8-bit microcontrollers. These EPROM based microcontrollers can operate at very high speeds with a minimum of 200 ns cycle time @ 20 MHz input clock. Many microcontroller applications require chip-to-chip serial data communications. Since the PIC16C5X series have no on chip serial ports, serial communication has to be performed in software. For many cost-sensitive high volume applications, implementation of a serial I/O through software provides a more cost effective solution than dedicated logic. This application note provides code for PIC16C5X to simulate a serial port using two I/O Pins (one as input for reception and the other as output for transmission).

IMPLEMENTATION

Two programs are provided in this application note. One program simulates a full duplex RS-232 communication and the other provides implementation of half duplex communication. Using Half-Duplex, rates up to 19200 baud can be implemented using an 8 MHz input clock. In case of Full-Duplex, the software can handle up to 9600 baud at 8 MHz and 19200 baud at 20 MHz, one or two stop bits, eight or seven data bits, No Parity and can

transmit or receive with either LSB first (normal mode) or MSB first (CODEC like mode). It should be noted that the higher the input clock the better the resolution. These options should be set up during assembly time and not during run time. The user simply has to change the header file for the required communication options. The software does not provide any handshaking protocols. With minor modifications, the user may incorporate software handshaking using XON/XOFF. To implement hardware handshaking, an additional two digital I/O Pins may be used as RTS (ready to send) and CTS (clear to send) lines.

Figure 1 shows a flow chart for serial transmission and Figure 2 shows a flow chart for reception. The flowcharts show cases for transmission/reception with LSB first and eight data bits. For reception, the data receive pin, DR, is polled approximately every $B/2$ seconds ($52 \mu\text{s}$ in case of 9600 baud) to detect the start bit, where B is the time duration of one bit ($B = 1/\text{Baud}$). If a start bit is found, then the first data bit is checked for after $1.25B$ seconds. From then on, the other data bits are checked every B seconds ($104 \mu\text{s}$ in case of 9600 baud).

In the case of transmission, first a start bit is sent by setting the transmit data pin, DX to zero for B seconds, and from then on the DX pin is set/cleared corresponding to the data bit every B seconds. Assembly language code corresponding to the following flowcharts is given in Figures 3 and 4.

Implementation of an Asynchronous Serial I/O

FIGURE 1 - TRANSMISSION FLOW CHART





FIGURE 2 - RECEPTION FLOW CHART



Implementation of an Asynchronous Serial I/O

FIGURE 3 - TRANSMIT ASSEMBLY CODE (CORRESPONDING TO FIGURE 1)

```

;***** Transmitter*****
Xmtr   movlw 8           ; Assume XmtReg contains data to be Xmted
        movwf XCount    ; 8 data bits
        bcf   Port_A,DX  ; Send Start Bit
X_next call Delay       ; Delay for B/2 Seconds
        rrf   XmtReg
        btfs STATUS,CARRY ; Test the bit to be transmitted
        bsf   Port_A,DX  ; Bit is a one
        btfs STATUS,CARRY
        bcf   Port_A,DX  ; Bit is zero
        decfsz Count    ; If count = 0, then transmit a stop bit
        goto  X_next    ; transmit next bit
;
X_Stop call Delay
        bsf   Port_A,DX  ; Send Stop Bit
X_Over goto X_Over

```

2

FIGURE 4 - RECEIVE ASSEMBLY CODE (CORRESPONDING TO FIGURE 2)


```

;***** Receiver *****
;
Rcvr   btfs PORT_A,DR   ; Test for Start Bit
        goto  Rcvr     ; Start Bit not found
        movlw 8         ; Start Bit Detected
        movwf RCount    ; 8 Data Bits
        clrf  RcvReg    ; Receive Data Register
R_next call Delay       ; Delay for B/2 Seconds, B=Time duration of 1
Bit
        bcf   STATUS,CARRY ; Clear CARRY bit
        rrf   RcvReg      ; to set if MSB first or LSB first
        btfs PORT_A,DR   ; Is the bit a zero or one ?
        bsf   RcvReg,MSB ; Bit is a one
        call Delay
        decfsz RCount
        goto  R_next
R_Over goto R_Over     ; Reception done

```

The software is organized such that the communication software acts as a Real Time Operating System (RTOS) which gives control to the User routine for a certain time interval. After this predetermined time slot, the user must give back the control to the Operating System. This is true only in the case of full-duplex implementation. Timing considerations are such that the user gets control for approximately half the time of the bit rate and the rest of the half time is used up by the Operating System (and software delays). Please refer to Table 1 for the delay constants and the time the User gets at 8 MHz input clock. Delay constants and the time that the User gets at 20 MHz and 4 MHz input clock speeds are given in the source code listing of the full duplex routine. At frequencies other than 4, 8, or 20 MHz, the delay constants and the time the user gets can be computed from the equations given in Figure 6.

FIGURE 5 - FULL DUPLEX BLOCK DIAGRAM



Implementation of an Asynchronous Serial I/O

FIGURE 6 - EQUATIONS FOR DELAY CONSTANTS

```

Baud_Cycles = Clkout/Baud ;
User_time = Baud_Cycles* (float) 0.5 ;
K0 = (1.25*Baud_Cycles - 2.0*User_time - 89)/3.0 ; IF (K0 < 0)
{
  K0 = 0.0 ;
  User_time = 0.50* (1.25*Baud_Cycles - 89.0) ;
}
K1 = (1.25*Baud_Cycles-18 - User_time - 59.0 - 3.K0)/3.0 ;
K2 = (Baud_Cycles - User_time - 41.0 - 3.K0)/3.0 ;
K3 = (Baud_Cycles - User_time - 61.0 - 3.K0)/3.0 ;
K4 = (Baud_Cycles - User_time - 55.0 - 3.K0)/3.0 ;
K5 = (Baud_Cycles - User_time - 55.0 - 3.K0)/3.0 +1.0 ;
K6 = 0.0 ;
K7 = (1.25*Baud_Cycles - User_time - 39.0 - 3.K0)/3.0 ;
    
```

TABLE 1 - DELAY CONSTANTS AT 8 MHZ INPUT CLOCK

Constant	19200	9600	4800	2400	1200
K0	-	0	5	39	109
K1	-	39	80	150	288
K2	-	27	51	86	155
K3	-	21	44	80	148
K4	-	23	46	82	150
K5	-	24	47	83	151
K6	-	0	0	0	0
K7	-	45	86	156	295
User Cycles	-	86	208	416	832

TABLE 2 - DELAY CONSTANTS AT 20 MHZ INPUT CLOCK

Constant	19200	9600	4800	2400	1200
K0	0	13	57	143	317
K1	49	98	184	358	705
K2	34	60	103	191	364
K3	27	53	96	184	357
K4	29	55	98	186	359
K5	30	56	99	187	360
K6	0	0	0	0	0
K7	56	104	190	365	712
User Cycles	118	260	521	1042	2083

For example, if the baud rate selected is 9600 bps (@ 8 MHz), then the total time frame for one bit is approximately 104 μs. Out of this 104 μs, 61 μs is used by the Operating System and the other 4 μs is available to the User. It is the User's responsibility to return control to the Operating System exactly after the time specified in Table 1. For very accurate timing (with resolution up to one clock cycle) the User may set up the RTCC timer with the Prescaler option for calculating the real time. With RTCC set to increment on internal CLKOUT

(500 ns @ 8 MHz CLKIN) and the prescaler assigned to it, very accurate and long timing delay loops may be assigned. This method of attaining accurate delay loops is not used in the RS232 code (RTOS), so that the RTCC is available to the User for other important functions. If the RTCC is not used for other functions, the User may modify the code to replace the software delay loops, by counting the RTCC. For an example of using this method of counting exact timing delays, refer to the "User" routine in Full-Duplex code (Appendix B).

The software uses minimal processor resources. Only six data RAM locations (File Registers) are used. The RTOS uses one level of stack, but it is freed once the control is given back to the user. The watchdog timer and RTCC are not used. The user should clear the watchdog timer at regular intervals, if the WDT is enabled.

The usage of the program is described below. The user should branch to location "Op_Sys" exactly after the time specified in Table 1 or as computed from Equations in Figure 6. Whereas, the transmission is totally under User control, the Reception is under the control of the Operating System. As long as the user does not set the X_flag, no transmission occurs. On the other hand the Operating System is constantly looking for a start bit and the user should not modify either R_done flag or RcvReg.

TRANSMISSION

Transmit Data is output on DX pin (Bit 0 of Port_A). In the user routine, the user should load the data to be transmitted in the XmtReg and Set the X_flag (bsf FlagRX,X_flag). This flag gets cleared after the transmission. The user should check this flag (X_flag) to see if transmission is in progress. Modifying XmtReg when X_flag is set will cause erroneous data to be transmitted.

RECEPTION

Data is received on pin DR (Bit 1 of Port_A). The User should constantly check the "R_done" flag to see if reception is over. If the reception is in progress, R_flag is set. If the reception is over, "R_done" flag is set to 1. The "R_done" flag gets reset to zero when a next start bit is detected. The user should constantly check the R_done flag, and if SET, then the received word is in Register "RcvReg". This register gets cleared when a new start bit is detected. It is recommended that the receive register RcvReg be copied to another register after the R_done flag is set. The R_done flag also gets cleared when the next start bit is detected.

The user may modify the code to implement an N deep buffer (limited to the number of Data RAM locations available) for receive. Also, if receiving at high speeds, and if the N deep buffer is full, an XOFF signal (HEX 13) may be transmitted. When ready to receive more data, an XON signal (HEX 11) should be transmitted.

SUMMARY

PIC16C5X family of microcontrollers allow users to implement half or full duplex RS-232 communication.

Implementation of an Asynchronous Serial I/O

*Author: Amar Palacherla
Logic Products Division*

Implementation of an Asynchronous Serial I/O

APPENDIX A: ASSEMBLY LANGUAGE FOR HALF DUPLEX

PAGE 1

6-24-1994 8:56:3

MPASM 01.00.02 Alpha C:\AP-NOTES\

```
LOC OBJECT CODE LINE SOURCE TEXT
0001 ; RS-232 Communication With PIC16C54
0002 ;
0003 ; Half Duplex Asynchronous Communication
0004 ;
0005 ; This program has been tested at Bauds from 1200 to 19200 Baud
0006 ; ( @ 8,16,20 Mhz CLKIN )
0007 ;
0008 ; As a test, this program will echo back the data that has been
0009 ; received.
0010 ;
0011 ;
0012 LIST P=16C54, T=ON
0013 INCLUDE "PICREG.H"
0001 ;***** PIC16C5X Header *****
0002 PIC54 equ 1FFH ; Define Reset Vectors
0003 PIC55 equ 1FFH
0004 PIC56 equ 3FFH
0005 PIC57 equ 7FFH
0006 ;
0007 R1CC equ 1
0008 PC equ 2
0009 STATUS equ 3 ; F3 Reg is STATUS Reg.
0010 FSR equ 4
0011 ;
0012 Port_A equ 5 ; I/O Port Assignments
0013 Port_B equ 6
0014 Port_C equ 7
0015 ;
0016 ;*****
0017 ;
0018 ; ; STATUS REG. Bits
0019 CARRY equ 0 ; Carry Bit is Bit.0 of F3
0020 C equ 0
0021 DCARRY equ 1
0022 DC equ 1
0023 Z_bit equ 2 ; Bit 2 of F3 is Zero Bit
0024 Z equ 2
0025 P_DOWN equ 3
0026 PD equ 3
0027 T_OUT equ 4
0028 TO equ 4
0029 PA0 equ 5
0000
0000
0001
0002
0003
0003
0004
0004
0005
0006
0007
```

```

0006      0030 PA1      equ      6
0007      0031 PA2      equ      7
          0032 ;
0001      0033 Same     equ      1
0000      0034 W        equ      0
          0035 ;
0000      0036 LSB     equ      0
0007      0037 MSB     equ      7
          0038 ;
0001      0039 TRUE    equ      1
0001      0040 YES     equ      1
0000      0041 FALSE   equ      0
0000      0042 NO      equ      0
          0043 ;
0044 ; *****
0045 *****
0013 *****
0014 ; ***** Communication Parameters *****
0015 ;
0001      0016 X_MODE  equ      1      ; If ( X_MODE=1) Then transmit LSB first
          0017 ;      if ( X_MODE=0) Then transmit MSB first ( CODEC like )
0001      0018 R_MODE  equ      1      ; If ( R_MODE=1) Then receive LSB first
          0019 ;      if ( X_MODE=0) Then receive MSB first ( CODEC like )
0001      0020 X_Nbit  equ      1      ; if (X_Nbit=1) # of data bits ( Transmission ) is 8 else 7
0001      0021 R_Nbit  equ      1      ; if (R_Nbit=1) # of data bits ( Reception ) is 8 else 7
          0022 ;
0000      0023 Sbit2  equ      0      ; if Sbit2 = 0 then 1 Stop Bit else 2 Stop Bits
          0024 ;
0025 ; *****
0005      0026 X_flag  equ      PA0     ; Bit 5 of F3 ( PA0 )
0006      0027 R_flag  equ      PA1     ; Bit 6 of F3 ( PA1 )
          0028 ;
0000      0029 DX     equ      0      ; Transmit Pin ( Bit 0 of Port A )
0001      0030 DR     equ      1      ; Receive Pin ( Bit 1 of Port A )
          0031 ;
0032 ;
0044      0033 BAUD_1  equ      .68   ; 3+3X = CLKOUT/Baud
0043      0034 BAUD_2  equ      .67   ; 6+3X = CLKOUT/Baud
0022      0035 BAUD_3  equ      .34   ; 3+3X = 0.5*CLKOUT/Baud
0056      0036 BAUD_4  equ      .86   ; 3+3X = 1.25*CLKOUT/Baud
0042      0037 BAUD_X  equ      .66   ; 11+3X = CLKOUT/Baud
0042      0038 BAUD_Y  equ      .66   ; 9 +3X = CLKOUT/Baud
          0039 ;
0040 ; ***** Data RAM Assignments *****
0041 ;
0042      0041      ORG      08H      ; Dummy Origin
0043 ;
0008      0044 RcvReg  RES      1      ; Data received
    
```

Implementation of an Asynchronous Serial I/O

```
0009 0001
000A 0001
000B 0001

0000 0068
0001 0625
0002 0A30
0003 0923

0004 0C08

0005 002A
0006 0403

0007 0328

0008 0625

0009 05E8

000A 091F
000B 02EA
000C 0A06

000D 0208
000E 0029

0045 XmtReg RES 1 ; Data to be transmitted
0046 Count RES 1 ; Counter for #of Bits Transmitted
0047 DlyCnt RES 1
0048 ; *****
0049 ;
0050 ORG 0
0051 ;
0052 Talk clrf RcvReg ; Clear all bits of RcvReg
0053 btfsz Port_A,DR ; check for a Start Bit
0054 goto User ; delay for 104/2 uS
0055 call Delay4 ; delay for 104+104/4
0056 ; *****
0057 ; Receiver
0058 ;
0059 Rcvr 0059 Rcvr
0060 IF R_Nbit
0061 movlw 8 ; 8 Data bits
0062 ELSE
0063 movlw 7 ; 7 data bits
0064 ENDIF
0065 ;
0066 movwf Count
0067 R_next STATUS,CARRY
0068 IF R_MODE
0069 rrf RcvReg,Same ; to set if MSB first or LSB first
0070 ELSE
0071 rlf RcvReg,Same
0072 ENDIF
0073 btfsz Port_A,DR
0074 ;
0075 IF R_MODE
0076 R_Nbit
0077 bsf RcvReg,MSB ; Conditional Assembly
0078 ELSE
0079 bsf RcvReg,MSB-1
0080 ENDIF
0081 ELSE
0082 bsf RcvReg,LSB
0083 ENDIF
0084 ;
0085 call Delay4
0086 decfsz Count,Same
0087 goto R_next
0088 ; *****
0089 R_over movf RcvReg,0 ; Send back What is Just Received
0090 movwf XmtReg
0091 ; *****
0092 ; Transmitter
```



```

0093 ;
0094 XmtR      X_Nbit
0095          movlw 8
0096          ELSE
0097          movlw 7
0098          ENDF
0099          movwf Count
0100
0101 ;
0102          IF X_MODE
0103          ELSE
0104          IF X_Nbit
0105          ELSE
0106          rlf XmtReg, Same
0107          ENDF
0108          ENDF
0109 ;
0110          bcf Port_A, DX      ; Send Start Bit
0111          call Delay1
0112          bcf STATUS, CARRY
0113 ;
0114          IF X_MODE
0115          rrf XmtReg, Same   ; Conditional Assembly
0116          ELSE
0117          rlf XmtReg, Same   ; to set if MSB first or LSB first
0118          ENDF
0119 ;
0120          btfs STATUS, CARRY
0121          bsf Port_A, DX
0122          btfs STATUS, CARRY
0123          bcf Port_A, DX
0124          call DelayX
0125          decfsz Count, Same
0126          goto X_next
0127          bsf Port_A, DX
0128          call Delay1
0129 ;
0130          IF Sbit2
0131          bsf Port_A, DX
0132          call Delay1
0133          ENDF
0134 ;
0135          goto Talk
0136 ;
0137 ; End of Transmission
0138 ;
0139 DelayY movlw BAUD_Y
0140          goto save

```

Implementation of an Asynchronous Serial I/O

```

0021 0C42          BAUD_X      movlw  BAUD_X
0022 0A28          save        goto   save
0023 0C56          BAUD_4      movlw  BAUD_4
0024 0A28          save        goto   save
0025 0C44          BAUD_1      movlw  BAUD_1
0026 0A28          save        goto   save
0027 0C43          BAUD_2      movlw  BAUD_2
0028 002B          save        movwf   DlyCnt
0029 02BB          redoCnt     deefsz DlyCnt,Same
002A 0A29          redo_1      goto   redo_1
002B 0800          redo_1      retlw  0
002C 0C0E          ;          0152 ;
002D 0005          main         movlw  0EH
002E 0525          Port_A      tris   Port_A
002F 0A00          Port_A,DR   bsf    Port_A,DR
0030 0C22          Talk        goto   Talk
0031 002B          ;          0157 ;
0032 02BB          ;          0158 ;
0033 0A32          ;          0159 ;
0034 0A00          User        movlw  BAUD_3
0035 002B          DlyCnt     movwf   DlyCnt
0036 02BB          redo_2     deefsz DlyCnt,Same
0037 0A32          redo_2     goto   redo_2
0038 0A00          Talk        goto   Talk
0039 002B          ;          0163 ;
0040 0A00          ;          0164 ;
0041 002B          ;          0165 ;
0042 02BB          ;          0166 ;
0043 0A2C          ORG        ORG    PIC54
0044 0A2C          goto       goto   main
0045 0A2C          main       goto   main
0046 0170          END       END    0170
0047 0171          END       END    0171

MEMORY USAGE MAP ( 'X' = Used, '-' = Unused)
0000 : XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX XXXXX-----
0040 : -----
0180 : -----
01C0 : -----X

All other memory blocks unused.
Errors      : 0
Warnings   : 0

```

Implementation of an Asynchronous Serial I/O

APPENDIX B: ASSEMBLY LANGUAGE LISTING FOR FULL DUPLEX

MPASM 01.00.02 Alpha C:\AP-NOTES\
RS232 Communication Using PIC16C54

PAGE 1

```
LOC OBJECT CODE LINE SOURCE TEXT
0001 ; *****
0002 TITLE "RS232 Communication Using PIC16C54"
0003 ;
0004 ;
0005 ; Comments :
0006 ; (1) Full Duplex
0007 ; (2) Tested from 1200 to 9600 Baud( @ 8 Mhz )
0008 ; (3) Tested from 1200 to 19200 Baud(@ 16 & 20 Mhz)
0009 ;
0010 ; The User gets a total time as specified by the User Cycles
0011 ; in the table ( or from equations ). The user routine has to
0012 ; exactly use up this amount of time. After this time the User
0013 ; routine has to give up the control to the Operating System.
0014 ; If less than 52 us is used, then the user should wait in a
0015 ; delay loop, until exactly 52 us.
0016 ;
0017 ; Transmission :
0018 ; Transmit Data is output on DX pin ( Bit DX of Port_A ).
0019 ; In the user routine, the user should load the
0020 ; data to be transmitted in the XmtReg and Set the
0021 ; X_flag ( bsf FLAGRX,X_flag ). This flag gets cleared
0022 ; after the transmission.
0023 ;
0024 ; Reception :
0025 ; Data is received on pin DR ( bit DR of Port_A ).
0026 ; The User should constantly check the "R_done" flag
0027 ; to see if reception is over. If the reception is
0028 ; in progress, R_flag is set to 1.
0029 ; If the reception is over, "R_done" flag is set to 1.
0030 ; The "R_done" flag gets reset to zero when a next start
0031 ; bit is detected. So, the user should constantly check
0032 ; the R_done flag, and if SET, then the received word
0033 ; is in Register "RcvReg". This register gets cleared
0034 ; when a new start bit is detected.
0035 ;
0036 ; Program Memory :
0037 ; Total Program Memory Locations Used ( except initialization
0038 ; in "main" & User routine ) = 132 locations.
0039 ;
0040 ; Data Memory :
0041 ; Total Data memory locations (file registers used) = 6
0042 ; 2 File registers to hold Xmt Data & Rcv Data
0043 ; 1 File registers for Xmt/Rcv flag test bits
```

Implementation of an Asynchronous Serial I/O

```
0043 ; 3 File registers for delay count & scratch pad
0044 ;
0045 ; Stack :
0046 ; Only one level of stack is used in the Operating System/RS232
0047 ; routine. But this is freed as soon as the program returns to the
0048 ; user routine.
0049 ;
0050 ; RTCC : Not Used
0051 ; WDT : Not Used
0052 ;
0053 LIST
0054 INCLUDE "PICREG.H" P=16C54, T=ON
0001 ; ***** PIC16C5X Header *****
0002 PIC54 equ 1FFH ; Define Reset Vectors
0003 PIC55 equ 1FFH
0004 PIC56 equ 3FFH
0005 PIC57 equ 7FFH
0006 ;
0007 RTCC equ 1
0008 PC equ 2
0009 STATUS equ 3 ; F3 Reg is STATUS Reg.
0010 FSR equ 4
0011 ;
0012 Port_A equ 5
0013 Port_B equ 6 ; I/O Port Assignments
0014 Port_C equ 7
0015 ;
0016 ; *****
0017 ;
0018 ; ; STATUS REG. Bits
0019 CARRY equ 0 ; Carry Bit is Bit.0 of F3
0020 C equ 0
0021 DCARRY equ 1
0022 DC equ 1
0023 Z_bit equ 2 ; Bit 2 of F3 is Zero Bit
0024 Z equ 2
0025 P_DOWN equ 3
0026 PD equ 3
0027 T_OUT equ 4
0028 TO equ 4
0029 PA0 equ 5
0030 PA1 equ 6
0031 PA2 equ 7
0032 ;
0033 Same equ 1
0034 W equ 0
0035 ;
0036 LSB equ 0
0000
0000
0001
0002
0003
0004
0005
0006
0007
```


Implementation of an Asynchronous Serial I/O

```

000C 0001      0038 DlyCnt RES 1 ; Counter for Delay constant
000D 0001      0039 FlagRX RES 1 ; Transmit & Receive test flag hold register
0040 ;
0041 ; Constants
0042 ; (@ 20 Mhz )
0043 ;
0044 ; K0 0 13 57 143 317*
0045 ; K1 49 98 184 358* 705*
0046 ; K2 34 60 103 191 364*
0047 ; K3 27 53 96 184 357*
0048 ; K4 29 55 98 186 359*
0049 ; K5 30 56 99 187 360*
0050 ; K6 0 0 0 0 0
0051 ; K7 56 104 190 365* 712*
0052 ;
0053 ; User_Cycles 118 260 521 1042 2083
0054 ; *****
0055 ;
0056 ;
0057 ;
0058 ; Constants
0059 ; (@ 8 Mhz )
0060 ;
0061 ; K0 - 0 5 39 109
0062 ; K1 - 39 80 150 288*
0063 ; K2 - 27 51 86 155
0064 ; K3 - 21 44 80 148
0065 ; K4 - 23 46 82 150
0066 ; K5 - 24 47 83 151
0067 ; K6 0 0 0 0
0068 ; K7 - 45 86 156 295*
0069 ;
0070 ; User_Cycles - 86 208 416 832
0071 ; *****
0072 ;
0073 ;
0074 ; Constants
0075 ; (@ 4 Mhz )
0076 ;
0077 ; K0 - 0 5 39
0078 ; K1 - 39 80 150
0079 ; K2 - 27 51 86
0080 ; K3 - 21 44 80
0081 ; K4 - 23 46 82
0082 ; K5 - 24 47 83
0083 ; K6 - 0 0 0
0084 ; K7 - 45 86 156
0085 ;

```


Implementation of an Asynchronous Serial I/O

```

0012 05AD      bsf      FlagRX_A_flag      ; A_flag is for start bit detected in R_strt
0013 0688      cllrf     RcvReg          ; Clear all bits of RcvReg
0014 0C08      IF      R_Nbit          ; 8 Data bits
0015 002B      movlw    8              ; 8 Data bits
0016 0A78      ELSE
0017 078D      movlw    7              ; 7 data bits
0018 0A78      ENDIF
0019 054D      movwf    Rcount        ; delay for 104+104/4
001A 0A78      goto     Shell
001B 0403      ;
001C 0328      FlagRX_BitXsb
001D 0625      Shell
001E 05B8      FlagRX_R_flag
001F 02EB      Shell
0020 0A78      STATUS,CARRY
0021 044D      R_MODE
0022 056D      rrf      RcvReg,Same    ; to set if MSB first or LSB first
0023 052D      ELSE
0024 0A78      rlf      RcvReg,Same
0025 0405      Port_A,DR
0026 0C08      R_MODE
0027 002A      IF      R_Nbit
0028          IF      RcvReg,MSB    ; Conditional Assembly
0029          RcvReg,MSB-1
0030          ELSE
0031          RcvReg,LSB
0032          ENDIF
0033          decfsz  Rcount,Same
0034          goto   Shell
0035          bcf   FlagRX_R_flag
0036          bsf   FlagRX_S_flag
0037          bsf   FlagRX_R_done
0038          goto   Shell
0039          Reception Done
0040          ;
0041          Port_A,DX
0042          X_Nbit
0043          8
0044          ELSE
0045          7
0046          ENDIF
0047          movwf  Xcount
0048          IF      X_MODE

```



```

0129 ELSE
0130 IF X_Nbit
0131 ELSE
0132 rlf XmtReg,Same
0133 ENDF
0134 ENDF
0135 goto X_SB
0136 ;
0137 X_next bcf STATUS,CARRY
0138 IF X_MODE
0139 rrf XmtReg,Same
0140 ELSE
0141 rlf XmtReg,Same
0142 ENDF
0143 btfsc STATUS,CARRY
0144 bsf Port_A,DX
0145 btfsc STATUS,CARRY
0146 bcf Port_A,DX
0147 decf Xcount,Same
0148 goto X_Data
0149 ;
0150 X_SB_1 bcf FlagRX,X_flag
0151 movlw 9
0152 movwf Xcount
0153 bsf Port_A,DX
0154 goto X_Stop
0155 ;
0156 X_SB_2 bsf Port_A,DX
0157 bcf FlagRX,S_bit
0158 goto X_Stop
0159 ;
0160 ; End of Transmission
0161 ;
0162 R0_X0 btfsc FlagRX,S_flag
0163 goto User
0164 bcf FlagRX,S_flag
0165 call Delay
0166 movlw K+1
0167 goto Delay1
0168 ;
0169 R1_X0
0170 call Delay
0171 movlw K1+1
0172 movwf DlyCnt
0173 IF R_Nbit
0174 movlw 8
0175 ELSE
0176 movlw 7

```

; Conditional Assembly
; to set if MSB first or LSB first

; Xmt flag = 0 - transmission over

; Send Stop Bit

; delay for 1st bit is 104+104/4

; 8 data bits

; 7 data bits

0028 0A50

0029 0403

002A 0329

002B 0603

002C 0505

002D 0703

002E 0405

002F 00EA

0030 0A52

0031 040D

0032 0C09

0033 002A

0034 0505

0035 0A60

0036 0505

0037 04CD

0038 0A60

0039 076D

003A 0ABD

003B 046D

003C 0900

003D 0C2E

003E 0A05

003F 0900

0040 0C28

0041 002C

0042 0C08

Implementation of an Asynchronous Serial I/O

```

0043 018B      0177      ENDIF
0044 0643      0178      xorwf    Rcount,W
0045 0A06      0179      btfs    STATUS,Z_bit
0046 0C1C      0180      goto    redo_1
0047 0A05      0181      movlw   K2+1
0182 ;          0182      goto    Delay1
0183 ;          0183 ;
0184 RL_X1     0184      RL_X1
0185 R0_X1     0185      R0_X1
0186           0186      movlw   9
0187           0187      subwf   Xcount,W
0188           0188      btfs    STATUS,Z_bit
0189           0189      goto    X_strt
0190           0190      movf    Xcount,Same
0191           0191      btfs    STATUS,Z_bit
0192           0192      goto    X_next
0193           0193      IF
0194           0194      btfs    FlagRX,S_bit
0195           0195      goto    X_SB_2
0196           0196      bsf    FlagRX,S_bit
0197           0197      goto    X_SB_1
0198           0198      ELSE
0199           0199      goto    X_SB_1
0200 ;          0200 ;
0201 ;          0201 ;
0202 X_SB      0202      X_SB
0203 cycle4     0203      cycle4
0204 ;          0204 ;
0205 X_Data     0205      X_Data
0206           0206      btfs    FlagRX,A_flag
0207           0207      goto    Sbdly
0208           0208      btfs    FlagRX,BitXsb
0209           0209      goto    ABC
0210           0210      call   Delay
0211           0211      movlw   K3+1
0212 ;          0212 ;
0213 Sbdly      0213      Sbdly
0214           0214      call   Delay
0215           0215      movlw   K4+1
0216           0216      goto    Delay2
0217 ;          0217 ;
0218 ABC       0218      ABC
0219           0219      bcf    FlagRX,BitXsb
0220           0220      call   Delay
0221 ;          0221 ;
0222 X_stop     0222      X_stop
0223           0223      goto    User_1
0224           0224      goto    Sbdly
004F 0A31      004F      0A31
0050 0A51      0050      0A51
0051 0A52      0051      0A52
0052 06AD      0052      06AD
0053 0A59      0053      0A59
0054 068D      0054      068D
0055 0A5D      0055      0A5D
0056 0900      0056      0900
0057 0C16      0057      0C16
0058 0A09      0058      0A09
0059 04AD      0059      04AD
005A 0900      005A      0900
005B 0C18      005B      0C18
005C 0A09      005C      0A09
005D 048D      005D      048D
005E 0900      005E      0900
005F 0A67      005F      0A67
0060 06AD      0060      06AD
0061 0A59      0061      0A59
; same as R0_X1
; to check if All data bits Xnted

```

```

0062 068D      0225      btfs     FlagX, BitXsb
0063 0A5D      0226      goto    ABC
0064 0900      0227      call   Delay
0065 0C19      0228      movlw  K5+1
0066 0A09      0229      goto    Delay2
0067 064D      0230 ;
0068 0A77      0231 User_1 btfs     FlagX, R_flag
0069 066D      0232      goto    Sync_1
0070 066D      0233      btfs     FlagX, S_flag
0071 0674      0234      goto    Sync_3
0072 0625      0235      btfs     Port_A, DR
0073 0677      0236      goto    Sync_2
0074 042D      0237      bcf     FlagX, R_done
0075 044D      0238      bcf     FlagX, R_flag
0076 058D      0239      bsf     FlagX, BitXsb
0077 0688      0240      clrf   RcvReg
0078 0C08      0241      IF     R_Nbit
0079 068D      0242      movlw  8
0080 068D      0243      ELSE
0081 068D      0244      movlw  7
0082 068D      0245      ENDIF
0083 068D      0246      movwf  Rcount
0084 068D      0247      goto   User
0085 068D      0248 ;
0086 068D      0249 Sync_3 bcf     FlagX, S_flag
0087 068D      0250      movlw  K6+1
0088 068D      0251      goto   Delay1
0089 068D      0252 ;
0090 068D      0253 Sync_1
0091 068D      0254 Sync_2 goto   User
0092 068D      0255 ;
0093 068D      0256 ; *****
0094 068D      0257 ;
0095 064D      0258 Shell btfs     FlagX, R_flag
0096 0A7D      0259      goto   Chek_X
0097 060D      0260      btfs     FlagX, X_flag
0098 0A48      0261      goto   R0_X1
0099 0A39      0262      goto   R0_X0
0100 060D      0263 Chek_X btfs     FlagX, X_flag
0101 0A48      0264      goto   R1_X1
0102 0A3F      0265      goto   R1_X0
0103 064D      0266 ;
0104 064D      0267 ; *****
0105 064D      0268 ; Operating System
0106 064D      0269 ;
0107 064D      0270 ; The User routine after time = B/2, should branch Here
0108 064D      0271 ;
0109 064D      0272 Op_Sys btfs     FlagX, R_flag

```

Implementation of an Asynchronous Serial I/O

```

0081 0A0D      goto R_start
0082 0A1B      goto R_next
0083 0C0E      movlw 0EH          ; Bit 0 of Port A is Output
0084 0005      tris Port_A      ; Set Port_A.0 as output ( DX )
                                & Port_A.1 is input ( DR )
0085 0505      bsf Port_A,DX
0086 0C09      movlw 9
0087 002A      movwf Xcount    ; If Xcount == 9, Then send start bit
0088 06D      clrf FlagRX      ; Clear All flag bits.
0089           IF SB2
0090           bsf FlagRX,S_bit ; Set Xmt Stop bit flag(2 Stop Bits)
0091           ELSE
0092           bcf FlagRX,S_bit ; Clear Xmt Stop bit flag
0093           ENDIF
0094 0C1F      movlw 1FH          ; Prescaler = 4
0095 0002      OPTION          ; Set RTCC increment on internal Clock
0096 0A80      goto Op_Sys
0097           ;
0098           ; ***** User Routine *****
0099           ; The user routine should use up time exactly = User time as given
0100           ; in the Constants Table ( or by Equations for constants ).
0101           ; At 9600, this 86 Clock Cycles. RTCC timer is used here to count
0102           ; upto 86 cycles ( From 128-86 To 0 ) by examining Bit 7 of RTCC.
0103           ;
0104 0302 K_user equ .128+.6-.86
0105 0303 ;
0106 0304 User  movlw K_user
0107 008E 0021  movwf RTCC
0108 06D      btfsc FlagRX,R_done
0109 0A97      goto ErrChk
0110 091 060D  SetXmt btfsc FlagRX,X_flag
0111 0092 0A9C  goto Op
0112 0093 0C41  movlw 41H
0113 0094 0029  movwf XmtReg
0114 0095 050D  bsf FlagRX,X_flag ; Enable Xmission
0115 0096 0A9C  goto Op
0116           ;
0117 0315 ErrChk movlw "Z"
0118 0098 0188  xorwf RcvReg,W
0119 0099 0643  btfsc STATUS,Z_bit
0120 009A 0A91  goto SetXmt
0121 009B 0A9B  goto error ; Received word is not "Z"

```

```

009C 07E1          RTCC,MSB          ; Test for RTCC bit 7
009D 0A9C          Op                ; If Set, Then RTCC has incremented
009E 0A80          Op_Sys           ; to 128.
0321 ;
0322 Op          btfs             RTCC,MSB
0323          goto             Op
0324 Oflow       goto             Op_Sys
0325 ;
0326 ; *****
0327 ;
0328          ORG             PIC54
0329          goto             main
0330
0331          END
0332
0333

```

MEMORY USAGE MAP ('X' = Used, '-' = Unused)

```

0000 : XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX
0040 : XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX
0080 : XXXXXXXXXXXXXXXXXXXX XXXXXXXXXXXXXXXXXXXX-
00C0 :
0180 :
01C0 : -----X

```

All other memory blocks unused.

Errors : 0
Warnings : 0

Implementation of an Asynchronous Serial I/O

NOTES:

WORLDWIDE SALES & SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc.
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 602 786-7200 Fax: 602 786-7277
Technical Support: 602 786-7627
Web: <http://www.mchip.com/microhip>

Atlanta

Microchip Technology Inc.
500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770 640-0034 Fax: 770 640-0307

Boston

Microchip Technology Inc.
5 Mount Royal Avenue
Marlborough, MA 01752
Tel: 508 480-9990 Fax: 508 480-8575

Chicago

Microchip Technology Inc.
333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc.
14651 Dallas Parkway, Suite 816
Dallas, TX 75240-8809
Tel: 214 991-7177 Fax: 214 991-8588

Dayton

Microchip Technology Inc.
35 Rockridge Road
Englewood, OH 45322
Tel: 513 832-2543 Fax: 513 832-2841

Los Angeles

Microchip Technology Inc.
18201 Von Karman, Suite 455
Irvine, CA 92715
Tel: 714 263-1888 Fax: 714 263-1338

New York

Microchip Technology Inc.
150 Motor Parkway, Suite 416
Hauppauge, NY 11788
Tel: 516 273-5305 Fax: 516 273-5335

AMERICAS (continued)

San Jose

Microchip Technology Inc.
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408 436-7950 Fax: 408 436-7955

ASIA/PACIFIC

Hong Kong

Microchip Technology
Unit No. 3002-3004, Tower 1
Metroplaza
223 Hing Fong Road
Kwai Fong, N.T. Hong Kong
Tel: 852 2 401 1200 Fax: 852 2 401 3431

Korea

Microchip Technology
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku,
Seoul, Korea
Tel: 82 2 554 7200 Fax: 82 2 558 5934

Singapore

Microchip Technology
200 Middle Road
#10-03 Prime Centre
Singapore 188980
Tel: 65 334 8870 Fax: 65 334 8850

Taiwan

Microchip Technology
10F-1C 207
Tung Hua North Road
Taipei, Taiwan, ROC
Tel: 886 2 717 7175 Fax: 886 2 545 0139

EUROPE

United Kingdom

Arizona Microchip Technology Ltd.
Unit 6, The Courtyard
Meadow Bank, Furlong Road
Bourne End, Buckinghamshire SL8 5AJ
Tel: 44 0 1628 851077 Fax: 44 0 1628 850259

France

Arizona Microchip Technology SARL
2 Rue du Buisson aux Fraises
91300 Massy - France
Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann-Ring 125
D-81739 Muenchen, Germany
Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

Italy

Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Pegaso Ingresso No. 2
Via Paracelso 23, 20041
Agrate Brianza (MI) Italy
Tel: 39 039 689 9939 Fax: 39 039 689 9883

JAPAN

Microchip Technology Intl. Inc.
Benex S-1 6F
3-18-20, Shin Yokohama
Kohoku-Ku, Yokohama
Kanagawa 222 Japan
Tel: 81 45 471 6166 Fax: 81 45 471 6122

9/22/95

All rights reserved. © 1995, Microchip Technology Incorporated, USA.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.
