

## 4-BIT SINGLE CHIP MICROCOMPUTER

The  $\mu$ PD75P117H is the same product as the  $\mu$ PD75117H except that it contains one-time PROM (programmable read-only memory) in place of mask ROM contained in the  $\mu$ PD75117H.

The  $\mu$ PD75P117H, which can be programmed by the user, is appropriate for small production or preproduction at system development.

For detailed information on the  $\mu$ PD75P117H, refer to the following user's manual:

$\mu$ PD75117H User's Manual: IEU-799

## FEATURES

- Compatible with the  $\mu$ PD75117H
- Contains 16K-byte mode/24K-byte mode change function
- Memory capacity
  - Program memory (PROM) : 24448  $\times$  8 bits
  - Data memory (RAM) : 768  $\times$  4 bits
- Can operate in the same supply voltage range (1.8 to 5.5 V) as the mask version  $\mu$ PD75117H

## Caution

**Internal pull-up resistors provided by specifying mask options are not contained.**

## ORDERING INFORMATION

Part Number	Package	Internal ROM
$\mu$ PD75P117HGC-AB8	64-pin plastic QFP (14 $\times$ 14 mm)	One-time PROM
GK-8A8	64-pin plastic QFP (12 $\times$ 12 mm)	

## QUALITY GRADE


Part Number	Package	Quality Grade
$\mu$ PD75P117HGC-AB8	64-pin plastic QFP (14 $\times$ 14 mm)	Standard
GK-8A8	64-pin plastic QFP (12 $\times$ 12 mm)	

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information in this document is subject to change without notice.

PIN CONFIGURATION (Top View)


Normal Operation



**Caution**

Connect the V<sub>PP</sub> pin directly to the V<sub>DD</sub> pin.

PROM Programming Mode



**Caution**

**Vss:** Connect the pin to Vss pin via a pull-down resistor.

**PIN IDENTIFICATION**

P00 - P03	: Port 0	PCL	: Clock Output
P10 - P13	: Port 1	$\overline{\text{SCK}}$	: Serial Clock Input/Output
P20 - P23	: Port 2	SO	: Serial Output
P30 - P33	: Port 3	SI	: Serial Input
P40 - P43	: Port 4	PTH00 - PTH03	: Comparator Input
P50 - P53	: Port 5	INT0, INT1	: External Vectored Interrupt Input
P60 - P63	: Port 6	INT2, INT3	: External Test Input
P70 - P73	: Port 7	INT4	: External Vectored Interrupt Input
P80 - P83	: Port 8	X1, X2	: System Clock Oscillation
P90 - P93	: Port 9	$\overline{\text{RESET}}$	: Reset Input
P120 - P123	: Port 12	MD0 - MD3	: Write/Verify Mode Select Pin
P130 - P133	: Port 13	V <sub>PP</sub>	: Programming Power Supply
P140 - P143	: Port 14	V <sub>DD</sub>	: Power Supply
TI0, TI1	: Timer Input	V <sub>SS</sub>	: Ground
PTO0, PTO1	: Timer Output		


## PRODUCT OUTLINE

Item	Specifications	
Number of instructions	43	
Minimum instruction execution time	0.95 $\mu$ s, 1.91 $\mu$ s, 15.3 $\mu$ s (at 4.19 MHz) One of three times can be selected	
Internal memory	ROM	24448 $\times$ 8 bits
	RAM	768 $\times$ 4 bits
General register	4 bits $\times$ 8 $\times$ 4 banks (memory mapping)	
I/O ports	Total: 58 <ul style="list-style-type: none"> <li>• CMOS input pin : 10</li> <li>• CMOS input/output pin : 32 (can drive LEDs directly <b>Note 1</b>)</li> <li>• N-ch open-drain input/output pin : 12 (can drive LEDs directly <b>Note 2</b>)</li> <li>• Comparator input pin (4-bit accuracy): 4</li> </ul>	
Timer/counter	<ul style="list-style-type: none"> <li>• 8-bit timer/event counter <math>\times</math> 2</li> <li>• 8-bit basic interval timer (applicable to watchdog timer)</li> </ul>	
Serial interface	<ul style="list-style-type: none"> <li>• 8 bits</li> <li>• LSB or MSB can be selected as the top bit of data transfer</li> <li>• Two transfer modes (transmission and reception mode and reception-only mode)</li> </ul>	
Vectored interrupt	<ul style="list-style-type: none"> <li>• External: 3</li> <li>• Internal : 4</li> </ul>	
Test input	<ul style="list-style-type: none"> <li>• External: 2</li> </ul>	
Standby function	STOP/HALT mode	
Instruction set	<ul style="list-style-type: none"> <li>• Diversified bit manipulation instructions (set, reset, test, Boolean operations)</li> <li>• 8-bit data transfer, comparison, operation, and increment and decrement instructions</li> <li>• 1-byte relative branch instruction</li> <li>• GETI instruction to enable any 2-byte or 3-byte instruction to be executed as 1-byte instruction</li> </ul>	
Others	Contains bit manipulation memory (bit sequential buffer: 16 bits)	
Package	<ul style="list-style-type: none"> <li>• 64-pin plastic QFP (14 <math>\times</math> 14 mm)</li> <li>• 64-pin plastic QFP (12 <math>\times</math> 12 mm)</li> </ul>	

## Notes

1.  $V_{DD} = 5$  V,  $I_{OL} = 15$  mA
2.  $V_{DD} = 5$  V,  $I_{OL} = 10$  mA

**BLOCK DIAGRAM**



CONTENTS

1. PIN FUNCTION ..... 8

    1.1 Port Pins..... 8

    1.2 Pins Other than Port Pins ..... 9

    1.3 Pin Input/Output Circuits ..... 10

    1.4 Recommended Connection for Unused Pins ..... 11

2. DIFFERENCES BETWEEN MASK PRODUCTS (μPD75116H, 75117H) AND PROM PRODUCT (μPD75P117H) ..... 12

3. 16K-BYTE MODE/24K-BYTE MODE CHANGE FUNCTION ..... 13

    3.1 Differences between 16K-Byte Mode and 24K-Byte Mode ..... 13

    3.2 16K-Byte Mode and 24K-Byte Mode Change Method ..... 14

4. PROM (PROGRAM MEMORY) WRITE AND VERIFICATION..... 15

    4.1 Operation Mode in Program Memory Write/Verify Mode ..... 15

    4.2 Program Memory Write Procedure ..... 16

    4.3 Program Memory Read Procedure ..... 17

5. ONE-TIME PROM PRODUCT SCREENING ..... 18

6. ELECTRICAL SPECIFICATIONS ..... 19

7. PACKAGE DRAWINGS ..... 29

8. RECOMMENDED SOLDERING CONDITIONS ..... 31

APPENDIX A DIFFERENCES AMONG μPD751XX SUBSERIES PRODUCTS ..... 32

APPENDIX B DEVELOPMENT TOOLS ..... 34

APPENDIX C RELATED DOCUMENTS ..... 35

## 1. PIN FUNCTION

### 1.1 Port Pins

Pin name	Input/Output	Dual function pin	Function	8-bit I/O	When reset	Input/output circuit type <sup>Note 1</sup>
P00	Input	INT4	4-bit input port (PORT0)	×	Input	ⓑ
P01	Input/Output	SCK				Ⓕ
P02	Input/Output	SO				E
P03	Input	SI				ⓑ
P10	Input	INT0	4-bit input port (PORT1)		Input	ⓑ
P11		INT1				
P12		INT2				
P13		INT3				
P20	Input/Output	PTO0	4-bit input/output port (PORT2) <sup>Note 2</sup>	×	Input	E
P21		PTO1				
P22		PCL				
P23		–				
P30 to P33	Input/Output	MD0 to MD3	Programmable 4-bit input/output port (PORT3) Input or output mode can be set bit-wise. <sup>Note 2</sup>		Input	E
P40 to P43	Input/Output	–	4-bit input/output port (PORT4) Data input/output pins (lower four bits) in program memory (PROM) write/verify mode. <sup>Note 2</sup>	○	Input	E
P50 to P53	Input/Output	–	4-bit input/output port (PORT5) Data input/output pins (higher four bits) in program memory (PROM) write/verify mode. <sup>Note 2</sup>		Input	E
P60 to P63	Input/Output	–	Programmable 4-bit input/output port (PORT6) Input or output mode can be set bit-wise. <sup>Note 2</sup>	○	Input	E
P70 to P73	Input/Output	–	4-bit input/output port (PORT7) <sup>Note 2</sup>		Input	E
P80 to P83	Input/Output	–	4-bit input/output port (PORT8) <sup>Note 2</sup>	○	Input	E
P90 to P93	Input/Output	–	4-bit input/output port (PORT9) <sup>Note 2</sup>		Input	E
P120 to P123	Input/Output	–	N-ch open-drain 4-bit input/output port (PORT12). Breakdown voltage +6 V. <sup>Note 3</sup>	○	Input	M - A
P130 to P133	Input/Output	–	N-ch open-drain 4-bit input/output port (PORT13). Breakdown voltage +6 V. <sup>Note 3</sup>		Input	M - A
P140 to P143	Input/Output	–	N-ch open-drain 4-bit input/output port (PORT14). Breakdown voltage +6 V. <sup>Note 3</sup>	–	Input	M - A

#### Notes

1. Circled letters indicate Schmitt trigger inputs.
2. Can drive LEDs directly ( $V_{DD} = 5\text{ V}$ ,  $I_{OL} = 15\text{ mA}$ )
3. Can drive LEDs directly ( $V_{DD} = 5\text{ V}$ ,  $I_{OL} = 10\text{ mA}$ )



## 1.2 Pins Other than Port Pins

Pin name	Input/Output	Dual function pin	Function	When reset	Input/output circuit type <sup>Note 1</sup>
PTH00 to PTH03	Input	–	Threshold voltage variable 4-bit analog input port.		N
TI0	Input	–	External event pulse input to timer/event counter or edge detection vectored interrupt input. 1-bit input is also enabled.		(B)
TI1					
PTO0	Input/Output	P20	Timer/event counter output.	Input	E
PTO1		P21			
$\overline{\text{SCK}}$	Input/Output	P01	Serial clock input/output.	Input	(F)
SO	Input/Output	P02	Serial data output.	Input	E
SI	Input	P03	Serial data input.	Input	(B)
INT4	Input	P00	Edge detection vectored interrupt input (detection of either rising or falling edge).		(B)
INT0	Input	P10	Edge detection vectored interrupt input (detection edge can be selected).		(B)
INT1		P11			
INT2	Input	P12	Edge detection testable input (detection of rising edge).		(B)
INT3		P13			
PCL	Input/Output	P22	Clock output.	Input	E
X1, X2	Input	–	System clock oscillation crystal or ceramic input. To use external clock, input it to X1 and its inverted phase to X2.		
$\overline{\text{RESET}}$	Input	–	System reset input (active low).		(B)
MD0 to MD3	Input/Output	P30 to P33	Mode selection in program memory (PROM) write/verify mode.	Input	E
V <sub>DD</sub>	–	–	Positive power supply. +6 V is applied in PROM write/verify mode.		
V <sub>SS</sub>	–	–	GND potential.		
V <sub>PP</sub> <sup>Note 2</sup>	–	–	Program voltage application in program memory (PROM) write/verify mode. Connect the pin directly to V <sub>DD</sub> at normal operation. Apply +12.5 V in PROM write/verify mode.		


## Notes

1. Circled letters indicate Schmitt trigger inputs.
2. If the V<sub>PP</sub> pin is not connected directly to V<sub>DD</sub> during the normal operation, normal operation is not performed.

### 1.3 Pin Input/Output Circuits

The pin input/output circuits of the μPD75P117H are shown schematically.

Fig. 1-1 Pin input/output circuit list



#### 1.4 Recommended Connection for Unused Pins

Pin	Recommended Connection
PTH00 to PTH03	Connect to $V_{SS}$ or $V_{DD}$
TI0	
TI1	
P00	Connect to $V_{SS}$
P01 to P03	Connect to $V_{SS}$ or $V_{DD}$
P10 to P13	Connect to $V_{SS}$
P20 to P23	Input state: Connect to $V_{SS}$ or $V_{DD}$
P30 to P33	Output state: No connection required
P40 to P43	
P50 to P53	
P60 to P63	
P70 to P73	
P80 to P83	
P90 to P93	
P120 to P123	
P130 to P133	
P140 to P143	
$V_{PP}$	Connect directly to $V_{DD}$

**2. DIFFERENCES BETWEEN MASK PRODUCTS (μPD75116H, 75117H) AND PROM PRODUCT (μPD75P117H)**

The μPD75P117H is a product containing one-time PROM (programmable read-only memory) in place of the program memory of the μPD75116H, 75117H containing mask ROM. Table 2-1 lists the differences

between the μPD75116H, 75117H and the μPD75P117H. To use PROM for application system debugging and preproduction and then use mask ROM for full-scale production, fully check the differences between the products.

For detailed information on the CPU function and hardware, refer to μPD75117H User's Manual (IEU-799).

**Table 2-1 Differences between μPD75116H, 75117H and μPD75P117H**

Parameter	μPD75116H	μPD75117H	μPD75P117H
ROM	16256 × 8 bits (mask ROM)	24448 × 8 bits (mask ROM)	24448 × 8 bits (one-time PROM)
16K-byte mode/24K-byte mode change function		None	Available
Mask option	Available (internal pull-up resistors in PORT12 to PORT14)		None
Pin configuration	Pin 40	IC	V <sub>PP</sub>
	Pins 42 to 45	P30 to P33	P30/MD0 to P33/MD3
Electrical specifications	The products differ in consumption current, operation temperature range, etc. For details, refer to the electrical characteristics listed in their Data Sheets.		
Others	The products differ in circuit scale or mask layout, and thus in noise immunity, noise radiation, etc.		

**Caution**

**The PROM and mask ROM differ in noise immunity and noise radiation. If considering replacing the PROM product with the mask ROM product in progress ahead of shifting from preproduction to full-scale production, make sufficient evaluation with the CS product of the mask ROM product rather than the ES product.**

### 3. 16K-BYTE MODE/24K-BYTE MODE CHANGE FUNCTION

The μPD75P117H enables the user to select the 16K-byte mode or 24K-byte mode by setting the stack bank selection register (SBS).

Therefore, the μPD75P117H can be used to evaluate both the μPD75116H and 75117H.

#### 3.1 Differences between 16K-Byte Mode and 24K-Byte Mode

**Table 3-1 Differences between 16K-byte mode and 24K-byte mode**

Parameter	When 16K-byte mode is selected	When 24K-byte mode is selected
Stack operation when subroutine call instruction is executed	2-byte stack	3-byte stack
Stack area	Bank 0	Banks 0 to 2
CALL instruction	3 machine cycles	4 machine cycles
TCALL instruction by GETI		
CALLF instruction	2 machine cycles	3 machine cycles
BRA instruction	Undefined operation	Normal operation
CALLA instruction		
BR BCXA		
BR BCDE		
MOVT XA, @BCXA		
MOVT XA, @BCDE		
Bit 14 of program counter	Fixed to 0	Corresponds to branch instruction, call instruction, table lookup instruction
Corresponding mask product	μPD75116H	μPD75117H


### 3.2 16K-Byte Mode and 24K-Byte Mode Change Method

The 16K-byte and 24K-Byte modes are changed by setting the stack bank selection register. Figure 3-1 shows the format of the stack bank selection register.

The stack bank selection register is set by executing a 4-

bit memory manipulation instruction. When  $\overline{\text{RESET}}$  is input, bit 3 of the stack bank selection register is set to 1, selecting the 16K-byte mode. Therefore, to use the 16K-byte mode, the stack bank selection register need not be manipulated. To use the 24K-byte mode, be sure to initialize the stack bank selection register to 00xxB **Note 1** at the beginning of a program.

**Figure 3-1 Format of stack bank selection register**



**Caution**

To use the 24K-byte mode, after  $\overline{\text{RESET}}$  is input, set the stack bank selection register and then execute a subroutine call instruction and an interrupt enable instruction.

**Notes**

1. Set any desired value in xx.
2. To use the 16K-byte mode after  $\overline{\text{RESET}}$  is input, the stack bank selection register need not be manipulated.

#### 4. PROM (PROGRAM MEMORY) WRITE AND VERIFICATION

To write and verify the PROM, use the pins listed in the table given below. Addresses are updated by clock input from the X1 pin rather than address input.

The program memory contained in the μPD75P117H is a one-time PROM (programmable read-only memory).

Pin name	Function
V <sub>PP</sub>	Voltage application pin in program memory write/verify mode (normally, V <sub>DD</sub> potential).
X1, X2	Address update clock input in program memory write/verify mode. Input inverted phase signal of the X1 pin to the X2 pin.
MD0 to MD3	Operation mode selection pins in program memory write/verify mode.
P40 to P43 (lower 4 bits) P50 to P53 (higher 4 bits)	8-bit data input/output pins in program memory write/verify mode.
V <sub>DD</sub>	Supply voltage application pin. Apply 1.8 to 5.5 V at normal operation or 6 V in program memory write/verify mode.

#### Caution

Connect pins not used in the program memory write/verify mode to V<sub>SS</sub> via pull-down resistors.

#### 4.1 Operation Mode in Program Memory Write/Verify Mode

When +6 V is applied to the V<sub>DD</sub> pin and +12.5 V is applied to the V<sub>PP</sub> pin, the μPD75P117H enters the program memory write/verify mode. In this mode, the following operation modes are selected by setting the MD0 to MD3 pins:

Operation mode specification						Operation mode
V <sub>PP</sub>	V <sub>DD</sub>	MD0	MD1	MD2	MD3	
+ 12.5 V	+ 6 V	H	L	H	L	Program memory address clear to 0
		L	H	H	H	Write mode
		L	L	H	H	Verify mode
		H	×	H	H	Program inhibit mode


×: L (low) or H (high)

### 4.2 Program Memory Write Procedure

The program memory write procedure for high-speed writing is as follows:

- (1) Connect unused pins to V<sub>SS</sub> via pull-down resistors. Set the X1 pin low.
- (2) Supply +5 V to the V<sub>DD</sub> and V<sub>PP</sub> pins.
- (3) Wait for 10 μs.
- (4) Program memory address clear to 0 mode.
- (5) Supply +6 V to V<sub>DD</sub> and +12.5 V to V<sub>PP</sub>.
- (6) Program inhibit mode.
- (7) Write data in the 1 ms write mode.
- (8) Program inhibit mode.
- (9) Verify mode. If the data is written normally, go to (10); if not written, repeat (7) to (9).
- (10) Additional write for (write count at (7) to (9): X) × 1 ms.
- (11) Program inhibit mode.
- (12) Update the program memory address (+1) by inputting four pulses to the X1 pin.
- (13) Repeat (7) to (12) up to the end address.
- (14) Program memory address clear to 0 mode.
- (15) Change the voltages of the V<sub>DD</sub> and V<sub>PP</sub> pins to +5 V.
- (16) Turn off the power.

The steps (2) to (12) are shown below:






### 4.3 Program Memory Read Procedure

The program memory contents of the μPD75P117H can be read according to the following procedure:

- (1) Connect unused pins to V<sub>SS</sub> via pull-down resistors. Set the X1 pin low.
- (2) Supply +5 V to the V<sub>DD</sub> and V<sub>PP</sub> pins.
- (3) Wait for 10 μs.
- (4) Program memory address clear to 0 mode.
- (5) Supply +6 V to V<sub>DD</sub> and +12.5 V to V<sub>PP</sub>.
- (6) Program inhibit mode.
- (7) Verify mode. Whenever four clock pulses are input to the X1 pin, data is output in sequence at one address at a time.
- (8) Program inhibit mode.
- (9) Program memory address clear to 0 mode.
- (10) Change the voltages of the V<sub>DD</sub> and V<sub>PP</sub> pins to +5 V.
- (11) Turn off the power.

The steps (2) to (9) are shown below:



## 5. ONE-TIME PROM PRODUCT SCREENING

The one-time PROM products cannot be completely tested by NEC for shipment because of the structures. For screening, it is recommended to verify PROM after storing the necessary data under the following conditions:

<b>Storage temperature</b>	<b>Storage time</b>
125 °C	24 hours

## 6. ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings (T<sub>a</sub> = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit	
Supply voltage	V <sub>DD</sub>		-0.3 to + 7.0	V	
Input voltage	V <sub>I1</sub>	Other than ports 12 to 14	-0.3 to V <sub>DD</sub> + 0.3	V	
	V <sub>I2</sub> <b>Note 1</b>	Ports 12 to 14	-0.3 to +7.3	V	
Output voltage	V <sub>O</sub>		-0.3 to V <sub>DD</sub> +0.3	V	
Output current, high	I <sub>OH</sub>	Per pin	-15	mA	
		Total, all output pins	-30	mA	
Output current, low	I <sub>OL</sub> <b>Note 2</b>	Per pin	Peak	30	mA
			r.m.s.	15	mA
		Total of ports 0, 2, 12, 13 and 14	Peak	100	mA
			r.m.s.	60	mA
		Total of ports 3 to 9	Peak	100	mA
			r.m.s.	60	mA
Operating ambient temperature	T <sub>opt</sub>		-40 to +60	°C	
Storage temperature	T <sub>stg</sub>		-65 to +150	°C	

#### Notes

1. Power supply impedance (pull-up resistor) should be 50 kΩ or more when a voltage exceeding 6 V is applied to ports 12 to 14.
2. Use the following formula to calculate the r.m.s. value (Effective value).  

$$\text{r.m.s.} = (\text{Peak value}) \times \sqrt{\text{Duty cycle}}$$

#### Caution

If one of the parameters exceeds the absolute maximum ratings even momentarily the product quality may be damaged. This means that the absolute maximum ratings are rated values which may physically damage the products. Preferably, use the products at values less than the absolute maximum ratings.




### Operating Temperature Range

Parameter	Conditions	MIN.	MAX.	Unit
CPU		-40	+60	°C
Programmable threshold port (comparator input)		-10	+60	°C
Other hardware		-40	+60	°C

### Capacitance (T<sub>a</sub> = 25 °C, V<sub>DD</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz,			15	pF
Output capacitance	C <sub>OUT</sub>	Unmeasured pins returned to 0 V			15	pF
Input/output capacitance	C <sub>IO</sub>				15	pF


Oscillator Characteristics (Ta = -40 to +60 °C, VDD = 1.8 to 5.5 V)

Source	Recommended constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator <b>Note 1</b>		Oscillation frequency (f <sub>xx</sub> ) <b>Note 2</b>		2.0		<b>Note 4</b> 5.0	MHz
		Oscillation stabilization time <b>Note 3</b>	After V <sub>DD</sub> reaches the minimum value in the oscillator operating voltage range			4	ms
Crystal resonator <b>Note 1</b>		Oscillation frequency (f <sub>xx</sub> ) <b>Note 2</b>		2.0	4.19	<b>Note 4</b> 5.0	MHz
		Oscillation stabilization time <b>Note 3</b>	V <sub>DD</sub> = 4.5 to 5.5 V			10	ms
		Oscillation stabilization time <b>Note 3</b>					30
External clock <b>Note 5</b>	 *PD74HCU04	X1 input frequency (f <sub>x</sub> ) <b>Note 2</b>	V <sub>DD</sub> = 2.7 to 5.5 V	2.0		<b>Note 4</b> 5.0	MHz
		X1 input high/low level width (t <sub>xH</sub> , t <sub>xL</sub> )			100		250

Notes


- To use with V<sub>DD</sub> < 2.7 V, place duty of the oscillation waveform at the X2 pin within the range of 45% to 55%.

$$\text{Duty} = \frac{t_{xL} \text{ (or } t_{xH})}{t_{xL} + t_{xH}} \times 100$$



- The oscillation frequency and X1 input frequency shows only characteristics of the oscillation circuit. For the instruction execution time, see the AC characteristics.
- The oscillation stabilization time is the time required for oscillation to become stable after V<sub>DD</sub> reaches the minimum value in the oscillation voltage range or the STOP mode is released.
- If the oscillation frequency is 4.19 MHz < f<sub>xx</sub> = ≤ 5.0 MHz, do not set PCC to 0011 for the instruction execution time. If PCC is set to 0011, one machine cycle becomes less than 0.95 μs and the specified minimum value 0.95 μs cannot be followed.
- External clock input cannot be used with V<sub>DD</sub> < 2.7 V.

**Caution**

To use the system clock oscillator, wire the portions surrounded by  (dotted square) to avoid wiring capacitance affection, etc., as follows:

- Make wiring as extremely short as possible.
- Do not cross the oscillator and any other signal line over each other.
- Do not put the oscillator near any line where high current fluctuates.
- Be sure to place oscillator capacitor ground point in the same potential as the V<sub>SS</sub> pin. Do not connect to any ground pattern where high current flows.
- Do not take out any signal from the oscillator.

**Recommended Oscillator Constants**

Ceramic resonator (T<sub>a</sub> = -40 to +60 °C)

Manufacturer	Part number	Frequency (MHz)	Recommended constants (pF)		Oscillation voltage range (V)	
			C1	C2	MIN.	MAX.
KYOCERA	KBR - 2.0MS	2.00	47	47	1.8	5.5
	PBRC 2.00A					
	KBR - 4.0MSA	4.00	33	33		
	PBRC 4.00A					
	KBR - 4.0MKS		Contained	Contained		
	KBR - 4.0MWS					
	KBR - 4.19MSA	4.19	33	33		
	PBRC 4.19A					
	KBR - 4.19MKS		Contained	Contained		
	KBR - 4.19MWS					
	KBR - 5.0MSA	5.00	33	33		
	PBRC 5.00A					
	KBR - 5.0MKS		Contained	Contained		
	KBR - 5.0MWS					

DC Characteristics (T<sub>a</sub> = -40 to +60 °C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Input voltage, high	V <sub>IH1</sub>	Other than indicated below	V <sub>DD</sub> = 2.7 to 5.5 V	0.7 V <sub>DD</sub>	V <sub>DD</sub>	V		
			V <sub>DD</sub> = 1.8 to 2.7 V	0.8 V <sub>DD</sub>	V <sub>DD</sub>	V		
	V <sub>IH2</sub>	Ports 0, 1, TI0, TI1, $\overline{\text{RESET}}$		0.8 V <sub>DD</sub>	V <sub>DD</sub>	V		
	V <sub>IH3</sub>	Ports 12 to 14	V <sub>DD</sub> = 2.7 to 5.5 V	0.7 V <sub>DD</sub>	6	V		
			V <sub>DD</sub> = 1.8 to 2.7 V	0.8 V <sub>DD</sub>	6	V		
	V <sub>IH4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> - 0.5	V <sub>DD</sub>	V		
			V <sub>DD</sub> = 1.8 to 2.7 V	V <sub>DD</sub> - 0.3	V <sub>DD</sub>	V		
	Input voltage, low	V <sub>IL1</sub>	Other than indicated below	V <sub>DD</sub> = 2.7 to 5.5 V	0	0.3 V <sub>DD</sub>	V	
V <sub>DD</sub> = 1.8 to 2.7 V				0	0.2 V <sub>DD</sub>	V		
V <sub>IL2</sub>		Ports 0, 1, TI0, TI1, $\overline{\text{RESET}}$		0	0.2 V <sub>DD</sub>	V		
V <sub>IL3</sub>		X1, X2	V <sub>DD</sub> = 2.7 to 5.5 V	0	0.4	V		
			V <sub>DD</sub> = 1.8 to 2.7 V	0	0.25	V		
Output voltage, high		V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> = 4.5 to 5.5 V	V <sub>DD</sub> - 1.0		V	
	V <sub>DD</sub> = 2.7 to 5.5 V			V <sub>DD</sub> - 0.8		V		
	I <sub>OH</sub> = -100 μA		V <sub>DD</sub> = 2.7 to 5.5 V	V <sub>DD</sub> - 0.5		V		
			V <sub>DD</sub> = 1.8 to 5.5 V	V <sub>DD</sub> - 0.2		V		
Output voltage, low	V <sub>OL</sub>	Ports 0, 2, 4 to 8	I <sub>OL</sub> = 15 mA	V <sub>DD</sub> = 4.5 to 5.5 V	0.35	2.0	V	
			I <sub>OL</sub> = 1.6 mA	V <sub>DD</sub> = 2.7 to 5.5 V		0.4	V	
			I <sub>OL</sub> = 400 μA	V <sub>DD</sub> = 2.7 to 5.5 V		0.5	V	
			I <sub>OL</sub> = 100 μA	V <sub>DD</sub> = 1.8 to 5.5 V		0.3	V	
		Ports 3, 9	I <sub>OL</sub> = 15 mA	V <sub>DD</sub> = 4.5 to 5.5 V	0.35	2.0	V	
			I <sub>OL</sub> = 10 mA	V <sub>DD</sub> = 2.7 to 5.5 V	0.3	1.0	V	
			I <sub>OL</sub> = 1.6 mA	V <sub>DD</sub> = 2.7 to 5.5 V		0.4	V	
			I <sub>OL</sub> = 400 μA	V <sub>DD</sub> = 2.7 to 5.5 V		0.5	V	
		Ports 12 to 14	I <sub>OL</sub> = 100 μA	V <sub>DD</sub> = 1.8 to 5.5 V		0.3	V	
			I <sub>OL</sub> = 10 mA	V <sub>DD</sub> = 4.5 to 5.5 V	0.35	2.0	V	
			I <sub>OL</sub> = 1.6 mA	V <sub>DD</sub> = 2.7 to 5.5 V		0.4	V	
			I <sub>OL</sub> = 400 μA	V <sub>DD</sub> = 2.7 to 5.5 V		0.5	V	
		Input leak current, high	I <sub>LIH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	Other than indicated below		3	μA
					X1, X2		20	μA
I <sub>LIH3</sub>	V <sub>IN</sub> = 6 V		Ports 12 to 14		15	μA		
Input leak current, low	I <sub>LIL1</sub>	V <sub>IN</sub> = 0 V	Other than indicated below		-3	μA		
			X1, X2		-20	μA		
Output leak current, high	I <sub>LOH1</sub>	V <sub>OUT</sub> = V <sub>DD</sub>	Other than indicated below		3	μA		
			V <sub>OUT</sub> = 6 V	Ports 12 to 14		20	μA	
Output leak current, low	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V			-3	μA		

**DC Characteristics (T<sub>a</sub> = -40 to +60 °C, V<sub>DD</sub> = 1.8 to 5.5V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply current <b>Note 1</b>	I <sub>DD1</sub>	4.19 MHz Crystal oscillation C1 = C2 = 22 pF	V <sub>DD</sub> = 5 V ±10 % <b>Note 2</b>	3.5	10.0	mA
			V <sub>DD</sub> = 3 V ±10 % <b>Note 2</b>	1.7	5.0	mA
			V <sub>DD</sub> = 2 V ±10 % <b>Note 3</b>	0.65	2.0	mA
	I <sub>DD2</sub>	HALT mode	V <sub>DD</sub> = 5 V ±10 %	0.8	2.5	mA
			V <sub>DD</sub> = 3 V ±10 %	0.3	1.0	mA
			V <sub>DD</sub> = 2 V ±10 %	150	450	μA
	I <sub>DD3</sub>	STOP mode	V <sub>DD</sub> = 5 V ±10 %	0.2	50	μA
			V <sub>DD</sub> = 3 V ±10 %	0.1	20	μA
			V <sub>DD</sub> = 2 V ±10 %	0.05	10	μA

**Notes**

1. Current flowing into the comparator circuit is not contained.
2. When operated in the high-speed mode with the processor clock control register (PCC) set to 0011.
3. When operated in the middle-speed mode with the PCC set to 0010.

**Comparator Characteristics (T<sub>a</sub> = -10 to +60 °C **Note**, V<sub>DD</sub> = 1.8 to 5.5 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Comparison accuracy	V <sub>ACOMP</sub>				±100	mV
Threshold voltage	V <sub>TH</sub>		0		V <sub>DD</sub>	V
PTH input voltage	V <sub>IPTH</sub>		0		V <sub>DD</sub>	V
Comparator consumption current		Set PTHM7 to 1	V <sub>DD</sub> = 5.0 V	0.7		mA
			V <sub>DD</sub> = 3.0 V	0.3		mA
			V <sub>DD</sub> = 2.0 V	0.1		mA

**Note**


The comparator does not operate at -40 °C ≤ T<sub>a</sub> < -10 °C. Use it in the range of -10 °C ≤ T<sub>a</sub> ≤ +60 °C.

AC Characteristics (T<sub>a</sub> = -40 to +60 °C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU clock cycle time <sup>Note</sup> (minimum instruction execution time = One machine cycle)	t <sub>CY</sub>	V <sub>DD</sub> = 2.7 to 5.5 V	0.95		16	μs
			1.91		16	μs
TIO, TI1 input frequency	f <sub>TI</sub>	V <sub>DD</sub> = 2.7 to 5.5 V	0		1	MHz
			0		275	kHz
TIO, TI1 input high/low level width	t <sub>TIH</sub> , t <sub>TIL</sub>	V <sub>DD</sub> = 2.7 to 5.5 V	0.48			μs
			1.8			μs
SCK cycle time	t <sub>KCY</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	Input	0.8		μs
			Output	0.95		μs
			Input	3.2		μs
			Output	3.8		μs
SCK high/low level width	t <sub>KH</sub> , t <sub>KL</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	Input	0.4		μs
			Output	t <sub>KCY</sub> /2-50		ns
			Input	1.6		μs
			Output	t <sub>KCY</sub> /2-150		ns
SI setup time (to SCK ↑)	t <sub>SIK</sub>		100			ns
SI hold time (from SCK ↑)	t <sub>KSI</sub>		400			ns
SO output delay time from SCK ↓	t <sub>KSO</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	0		300	ns
			0		1000	ns
INT0 to INT4 High/low level width	t <sub>INTH</sub> , t <sub>INTL</sub>		5			μs
RESET low level width	t <sub>RSL</sub>		5			μs

**Note**


The cycle time of the CPU clock (Φ) is determined by the oscillation frequency of the connected oscillator and processor clock control register setting. t<sub>CY</sub> for V<sub>DD</sub> is as shown in the right figure.






**AC Timing Measurement Points (Except ports 0, 1, TI0, TI1, X1, X2 and RESET)**

(1)  $V_{DD} = 2.7$  to  $5.5$  V




(2)  $V_{DD} = 1.8$  to  $2.7$  V




**Clock Timing**


(1)  $V_{DD} = 2.7$  to  $5.5$  V




(2)  $V_{DD} = 1.8$  to  $2.7$  V




**TI0, TI1 Input Timing**




**Serial Transfer Timing**



**Interrupt Input Timing**



**RESET Input Timing**



**Data Memory STOP Mode Low Voltage Data Retention Characteristics (Ta = -40 to +60 °C)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V <sub>DDDR</sub>		1.8		5.5	V
Data retention current <b>Note 1</b>	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 2.0 V		0.05	10	μA
Release signal set time	t <sub>SREL</sub>		0			μs
Oscillation stabilization wait time <b>Note 2</b>	t <sub>WAIT</sub>	Release by $\overline{\text{RESET}}$ input		2 <sup>17</sup> /f <sub>xx</sub>		ms
		Release by interrupt request		<b>Note 3</b>		ms

**Notes**


1. Current in the internal pull-up resistors is not included.
2. The oscillation stabilization wait time is the time required before beginning CPU operation in order to prevent unstable CPU operation when oscillation is initiated.
3. Depends on the setting of the basic interval timer mode register (BTM) (refer to the table below).

BTM3	BTM2	BTM1	BTM0	WAIT time ( ) indicates f <sub>xx</sub> = 4.19 MHz
-	0	0	0	2 <sup>20</sup> /f <sub>xx</sub> (Approximately 250 ms)
-	0	1	1	2 <sup>17</sup> /f <sub>xx</sub> (Approximately 31.3 ms)
-	1	0	1	2 <sup>15</sup> /f <sub>xx</sub> (Approximately 7.82 ms)
-	1	1	1	2 <sup>13</sup> /f <sub>xx</sub> (Approximately 1.95 ms)

**Data Retention Timing (when STOP mode is released by  $\overline{\text{RESET}}$  input)**




Data Retention Timing (Standby release signal: STOP mode release by interrupt signal)



7. PACKAGE DRAWINGS

64 PIN PLASTIC QFP ((□14))




NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

P64GC-80-AB8-3

ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
B	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.35±0.10	0.014 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

64 PIN PLASTIC QFP (□12)



P64GK-65-8A8

**NOTE**

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	14.8±0.4	0.583±0.016
B	12.0±0.2	0.472 <sup>+0.009</sup> <sub>-0.008</sub>
C	12.0±0.2	0.472 <sup>+0.009</sup> <sub>-0.008</sub>
D	14.8±0.4	0.583±0.016
F	1.125	0.044
G	1.125	0.044
H	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.4±0.2	0.055±0.008
L	0.6±0.2	0.024 <sup>+0.008</sup> <sub>-0.009</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	1.4	0.055
Q	0.1±0.1	0.004±0.004
S	1.7 MAX.	0.067 MAX.

**8. RECOMMENDED SOLDERING CONDITIONS**

Solder the product under the recommended conditions listed below.

For details of the recommended conditions for solder-

ing, refer to the Information: Semiconductor Device Mount Technology Manual (IEI-1207).

Consult the NEC sales person about soldering methods and soldering conditions other than those listed below.

**Table 8-1 Recommended Condition for Surface Mount Type**

**(1) μPD75P117HGC-AB8: 64-pin plastic QFP (14 × 14 mm)**

Soldering method	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C, Reflow time: Within 30 s (at 210 °C or higher), Number of processes: Two	IR35-00-2
VPS	Peak temperature of package surface: 215 °C, Reflow time: Within 40 s (at 200 °C or higher), Number of processes: Two	VP15-00-2
Partial heating	Pin temperature: 300 °C or less, Time: Within 3 s (one side of device)	–

**(2) μPD75P117HGK-8A8: 64-pin plastic QFP (12 × 12 mm)**

Soldering method	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C, Reflow time: Within 30 s (at 210 °C or higher), Number of processes: Two, Exposure limit: 7 days <b>Note</b> (past the limit, prebake is required at 125 °C for 10 hours)	IR35-107-2
VPS	Peak temperature of package surface: 215 °C, Reflow time: Within 40 s (at 200 °C or higher), Number of processes: Two, Exposure limit: 7 days <b>Note</b> (past the limit, prebake is required at 125 °C for 10 hours)	VP15-107-2
Wave soldering	Solder temperature: 260 °C or less, Reflow time: Within 10 s, Number of process: One, Preheating temperature: 120 °C MAX. (package surface temperature), Exposure limit: 7 days <b>Note</b> (past the limit, prebake is required at 125 °C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300 °C or less, Time: Within 3 s (one side of device)	–

**Note**

It is the number of storage days Storage conditions of 25 °C and 65 % RH or less after the dry pack is opened.

**Caution**

**Do not combine soldering methods together (except the partial heating method).**

APPENDIX A DIFFERENCES AMONG μPD751×× SUBSERIES PRODUCTS

Item		Part No.	μPD75104/106/108/112/116	μPD75104A/108A	μPD75108F/112F/116F
ROM (byte)			4K/6K/8K/12K/16K (Mask ROM)	4K/8K (Mask ROM)	8K/12K/16K (Mask ROM)
RAM (× 4 bits)			320/320/512/512/512	320/512	512
Instruction Set			75X High-End		
Input/ output port	Total		58 lines		
	CMOS input		10 lines	10 lines (pull-up resistor mask option: 4 lines)	10 lines
	CMOS input/output		32 lines (can drive LEDs directly <b>Note 2</b> )	32 lines (pull-up resistor mask option: 24 lines, can drive LEDs directly)	32 lines (can drive LEDs directly <b>Note 2</b> )
	N-ch open-drain output		12 lines (can drive LEDs directly <i>Note 2</i> )		
	Voltage		+12 V		+10 V
	Pull-up resistor		Pull-up resistor can be contained by mask option		
	Analog input		4 lines (4-bit accuracy)		
Power-on reset circuit			Internal (mask option)		None
Power-on flag					
Operating supply voltage			2.7 to 6.0 V		2.7 to 5.0 V (T <sub>a</sub> = -40 to +50 °C) 2.8 to 5.0 V
Operating ambient temperature			-40 to +85 °C		-40 to +60 °C
Minimum instruction execution time			0.95 μs (V <sub>DD</sub> = 4.5 to 6.0 V) 3.8 μs (V <sub>DD</sub> = 2.7 V)		0.95 μs (V <sub>DD</sub> = 4.5 to 5.0 V) 1.91 μs (V <sub>DD</sub> = 2.7 V)
Package			<ul style="list-style-type: none"> <li>• 64-pin plastic shrink DIP (750 mil)</li> <li>• 64-pin plastic QFP (14 × 20 mm)</li> </ul>	<ul style="list-style-type: none"> <li>• 64-pin plastic QFP (14 × 14 mm) (resin thickness: 2.55 mm)</li> <li>• 64-pin plastic QFP (14 × 14 mm) (resin thickness: 1.5 mm)</li> </ul>	64-pin plastic QFP (14 × 20 mm)

Notes

1. Can be used as 75X High-End by the 16K-byte/24K-byte mode change function.
2. For details, refer to the electrical specifications of individual Data Sheet.



μPD75116H/117H	μPD75P108B	μPD75P116	μPD75P117H
16K/24K (Mask ROM)	8K (One-time PROM, EPROM)	16K (One-time PROM)	24K (One-time PROM)
768	512		768
75X High-End/Expansion High-End	75X High-End		75X Expansion High-End <sup>Note 1</sup>
58 lines			
10 lines			
32 lines (can drive LEDs directly <sup>Note 2</sup> )			
12 lines (can drive LEDs directly <sup>Note 2</sup> )			
+6 V	+12 V		+6 V
Pull-up resistor that can be contained by mask option	None		
4 lines (4-bit accuracy)			
None			
1.8 to 5.5 V	2.7 to 6.0 V	5 V ±10 %	1.8 to 5.5 V
-40 to +60 °C	-40 to +85 °C		-40 to +60 °C
0.95 μs (V <sub>DD</sub> = 2.7 V) 1.91 μs (V <sub>DD</sub> = 1.8 V)	0.95 μs (V <sub>DD</sub> = 4.5 to 6.0 V) 3.8 μs (V <sub>DD</sub> = 2.7 V)	0.95 μs (V <sub>DD</sub> = 4.75 to 5.5 V)	0.95 μs (V <sub>DD</sub> = 2.7 V) 1.91 μs (V <sub>DD</sub> = 1.8 V)
<ul style="list-style-type: none"> <li>• 64-pin plastic QFP (12 × 12 mm)</li> <li>• 64-pin plastic QFP (14 × 14 mm) (resin thickness: 2.55 mm)</li> </ul>	<ul style="list-style-type: none"> <li>• 64-pin plastic shrink DIP (750 mil)</li> <li>• 64-pin ceramic shrink DIP (750 mil)</li> <li>• 64-pin plastic QFP (14 × 20 mm)</li> </ul>	<ul style="list-style-type: none"> <li>• 64-pin plastic shrink DIP (750 mil)</li> <li>• 64-pin plastic QFP (14 × 20 mm)</li> </ul>	<ul style="list-style-type: none"> <li>• 64-pin plastic QFP (12 × 12 mm)</li> <li>• 64-pin plastic QFP (14 × 14 mm) (resin thickness: 2.55 mm)</li> </ul>

**APPENDIX B DEVELOPMENT TOOLS**

The following development tools are provided for system development using the μPD75P117H.

Hardware	IE-75000-R <b>Note 1</b> IE-75001-R	In-circuit emulators for 75X series
	IE-75000-R-EM <b>Note 2</b>	Emulation board for IE-75000-R and IE-75001-R
	EP-75108AGC-R	μPD75P117HGC emulation probe common to the μPD75108A, 64-pin conversion socket EV-9200GC-64 is attached.
	EV-9200GC-64	
	EP-75117GK-R	μPD75P117HGK emulation probe, 64-pin conversion adapter EV-9500GK-64 is attached.
	EV-9500GK-64	
	PG-1500	PROM programmer
PA-75P117GC	μPD75P117HGC PROM programmer adapter which is connected to PG-1500.	
PA-75P117GK	μPD75P117HGK PROM programmer adapter which is connected to PG-1500.	
Software	IE control program	Host machine
	PG-1500 controller	PC-9800 series (MS-DOS™ Ver. 3.30 to Ver. 5.00A <b>Note 3</b> )
	RA75X relocatable assembler	IBM PC/AT™ (PC DOS™ Ver. 3.1)

**Notes**

1. Maintenance product
2. Not contained in IE-75001-R.
3. Although Ver. 5.00/5.00A provides the task swap function, the function cannot be used under this software.

**APPENDIX C RELATED DOCUMENTS**

**Documents Related to Device**

Title	Doc. No.
User's Manual	IEU-1340
Instruction Quick Reference	–
75X Series Selection Guide	IF-1027

**Documents Related to Development Tool**

Title	Doc. No.	
Hard-ware	IE-75000-R/IE-75001-R User's Manual	EEU-1416
	IE-75000-R-EM User's Manual	EEU-1294
	EP-75117GK-R User's Manual	EEU-1421
	PG-1500 User's Manual	EEU-1335
Soft-ware	RA75X Assembler Operation	EEU-1346
	Package User's Manual Language	EEU-1343
	PG-1500 Controller User's Manual	EEU-1291

**Other Related Documents**

Title	Doc. No.
Package Manual	IEI-1213
Semiconductor Mount Technology Manual	IEI-1207
Quality Grades on NEC Semiconductor Devices	IEI-1209
NEC Semiconductor Device Reliability/Quality Control System	–
Electrostatic Discharge (ESD) Test	–
Guide to Quality Assurance for Semiconductor Devices	MEI-1202
Microcomputer-Related Product Guide - Third Party Products	–

**Caution**

**The contents of the documents listed above are subject to change without prior notice to users. Make sure to use the latest edition when starting design.**

[MEMO]

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

**MS-DOS is a trademark of Microsoft Corporation.  
PC DOS and PC/AT are trademarks of IBM Corporation**