

## 8-BIT SINGLE-CHIP MICROCOMPUTER

### DESCRIPTION

The μPD78P054 is a product in the μPD78054 subseries within the 78K/0 series, in which the on-chip mask ROM of the μPD78054 is replaced with one-time PROM or EPROM.

As the μPD78P054 is user-programmable, it is ideal for evaluation in system development, short-run and multiple-device production, and early start-up.

The μPD78P054KK-T does not maintain planned reliability when used in your device's mass-produced products. Please use only experimentally or for evaluating function during trial manufacture.

★

Details are given in the following User's Manual, which should be read without fail when carrying out design work.

μPD78054 Subseries User's Manual (IEU-1356)

### FEATURES

- Pin compatible with mask ROM products (except the V<sub>PP</sub> pin)
- Internal PROM : 32K bytes<sup>Note</sup>
  - μPD78P054KK-T : Reprogrammable (ideal for system evaluation)
  - μPD78P054GC, 78P054GK : Programmable once only (ideal for limited production)
- Internal high-speed RAM : 1024 bytes<sup>Note</sup>
- Buffer RAM : 32 bytes
- Operable in the same range of supply voltage as mask ROM products (2.0 to 6.0 V)

**Note** Internal PROM and internal high-speed RAM capacities can be changed by memory size switching register.

- Corresponding to QTOP™ microcomputers

★

**Remark** QTOP Microcomputer is the general name for a total support as far as imprinting, screening, and verify after programming one-time PROM internal signal-chip microcomputer offered by NEC.

#### Differs from Mask ROM Products in Following Points

- The same memory mapping as mask ROM products is enabled by setting the memory size switching register.
- Pins P60 to P63 do not incorporate a pull-up resistor.

In this document, "PROM" is used in parts common to one-time PROM products and EPROM products.


The information in this document is subject to change without notice.

**ORDERING INFORMATION**

Part Number	Package	On-Chip ROM
μPD78P054GC-3B9	80-pin plastic QFP (□14 mm)	One-Time PROM
μPD78P054GK-BE9	80-pin plastic TQFP(fine pitch)(□12 mm)	One-Time PROM
μPD78P054KK-T	80-pin ceramic WQFN	EPROM

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

★ **78K/0 SERIES DEVELOPMENT**



**FUNCTION DESCRIPTION**

Item		Function								
Internal memory		<ul style="list-style-type: none"> <li>• PROM : 32K bytes<sup>Note</sup></li> <li>• RAM</li> <li style="padding-left: 20px;">Internal high-speed RAM : 1024 bytes<sup>Note</sup></li> <li style="padding-left: 20px;">Buffer RAM : 32 bytes</li> </ul>								
Memory space		64K bytes								
General register		8 bits × 32 registers (8 bits × 8 registers × 4 banks)								
		Instruction execution time variable function is built in.								
Instruction cycles	When main system clock is selected	0.4μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (when operating at 5.0 MHz)								
	When subsystem clock is selected	122 μs (when operating at 32.768 kHz)								
Instruction set		<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiplication/division (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulation (set, reset, test, boolean operation)</li> <li>• BCD correction, etc.</li> </ul>								
I/O ports		<table style="width: 100%; border-collapse: collapse;"> <tr> <td style="border-bottom: 1px solid black;">Total</td> <td style="border-bottom: 1px solid black; text-align: right;">: 69</td> </tr> <tr> <td>• CMOS input</td> <td style="text-align: right;">: 2</td> </tr> <tr> <td>• CMOS input/output</td> <td style="text-align: right;">: 63</td> </tr> <tr> <td>• N-ch open-drain input/output</td> <td style="text-align: right;">: 4</td> </tr> </table>	Total	: 69	• CMOS input	: 2	• CMOS input/output	: 63	• N-ch open-drain input/output	: 4
Total	: 69									
• CMOS input	: 2									
• CMOS input/output	: 63									
• N-ch open-drain input/output	: 4									
A/D converter		<ul style="list-style-type: none"> <li>• 8-bit resolution × 8 ch</li> </ul>								
D/A converter		<ul style="list-style-type: none"> <li>• 8-bit resolution × 2 ch</li> </ul>								
Serial interface		<ul style="list-style-type: none"> <li>• 3-wire/SBI/2-wire mode selectable : 1 ch</li> <li>• 3-wire mode (with on-chip max. 32-byte auto transmitting/receiving function) : 1 ch</li> <li>• 3-wire/UART mode selectable : 1 ch</li> </ul>								
Timer		<ul style="list-style-type: none"> <li>• 16-bit timer/event counter : 1 ch</li> <li>• 8-bit timer/event counter : 2 ch</li> <li>• Watch timer : 1 ch</li> <li>• Watchdog timer : 1 ch</li> </ul>								
Timer output		3 pins (14-bit PWM output enable 1 pin)								
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, and 5.0 MHz (when operating at main system clock 5.0 MHz) 32.768 kHz (when operating at subsystem clock 32.768 kHz)								
Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz and 9.8 kHz (when operating at main system clock 5.0 MHz)								
Vectored interrupts	Maskable interrupts	Internal: 13, external: 7								
	Non-maskable interrupts	Internal: 1								
	Software interrupts	Internal: 1								
Test inputs		Internal: 1, external: 1								
Operating voltage range		V <sub>DD</sub> = 2.0 to 6.0 V								
Operating ambient temperature range		- 40 to + 85°C								
Packages		<ul style="list-style-type: none"> <li>• 80-pin plastic QFP (□14 mm)</li> <li>• 80-pin plastic TQFP (fine pitch)(□12 mm)</li> <li>• 80-pin ceramic WQFN</li> </ul>								

**Note** Internal PROM/internal high-speed RAM capacity can be changed by memory size switching register.


**PIN CONFIGURATION (TOP VIEW)**

**(1) Normal Operating Mode**

80-pin plastic QFP (□ 14 mm)

80-pin plastic TQFP (fine pitch) (□ 12 mm)

80-pin ceramic WQFN



- Cautions**
1. Connect V<sub>PP</sub> pin to V<sub>SS</sub>.
  2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.
  3. Connect AV<sub>SS</sub> pin to V<sub>SS</sub>.


P00 to P07	: Port 0	PCL	: Programmable Clock
P10 to P17	: Port 1	BUZ	: Buzzer Clock
P20 to P27	: Port 2	STB	: Strobe
P30 to P37	: Port 3	BUSY	: Busy
P40 to P47	: Port 4	AD0 to AD7	: Address/ Data Bus
P50 to P57	: Port 5	A8 to A15	: Address Bus
P60 to P67	: Port 6	$\overline{RD}$	: Read Strobe
P70 to P72	: Port 7	$\overline{WR}$	: Write Strobe
P120 to P127	: Port 12	$\overline{WAIT}$	: Wait
P130, P131	: Port 13	ASTB	: Address Strobe
RTP0 to RTP7	: Real-Time Output Port	X1, X2	: Crystal (Main System Clock)
INTP0 to INTP6	: Interrupt From Peripherals	XT1, XT2	: Crystal (Subsystem Clock)
TI00, TI01	: Timer Input	RESET	: Reset
TI1, TI2	: Timer Input	ANI0 to ANI7	: Analog Input
TO0 to TO2	: Timer Output	ANO0 to ANO1	: Analog Output
SB0, SB1	: Serial Bus	AV <sub>DD</sub>	: Analog Power Supply
SI0 to SI2	: Serial Input	AV <sub>SS</sub>	: Analog Ground
SO0 to SO2	: Serial Output	AV <sub>REF0,1</sub>	: Analog Reference Voltage
$\overline{SCK0}$ to $\overline{SCK2}$	: Serial Clock	V <sub>DD</sub>	: Power Supply
RxD	: Receive Data	V <sub>PP</sub>	: Programming Power Supply
TxD	: Transmit Data	V <sub>SS</sub>	: Ground
ASCK	: Asynchronous Serial Clock		

★ (2) PROM Programming Mode

80-pin plastic QFP (□ 14 mm)

80-pin plastic TQFP (fine pitch) (□ 12 mm)


80-pin ceramic WQFN



- Cautions**
1. (L) : Individually connect to V<sub>ss</sub> via a pull-down resistor.
  2. V<sub>ss</sub> : Connect to GND.
  3.  $\overline{\text{RESET}}$  : Set to low level.
  4. Open : No connection

A0 to A16	: Address Bus	$\overline{\text{RESET}}$	: Reset
D0 to D7	: Data Bus	V <sub>DD</sub>	: Power Supply
$\overline{\text{CE}}$	: Chip Enable	V <sub>PP</sub>	: Programming Power Supply
$\overline{\text{OE}}$	: Output Enable	V <sub>ss</sub>	: Ground
$\overline{\text{PGM}}$	: Program		

BLOCK DIAGRAM



**CONTENTS**

**1. DIFFERENCES BETWEEN μPD78P054 AND MASK ROM PRODUCTS ..... 9**

**2. PIN FUNCTION TABLE ..... 10**

**2.1 PINS IN NORMAL OPERATING MODE ..... 10**

**2.2 PINS IN PROM PROGRAMMING MODE ..... 14**

**2.3 PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS ..... 15**

**3. MEMORY SIZE SWITCHING REGISTER (IMS) ..... 19**

**4. PROM PROGRAMMING ..... 20**

**4.1 OPERATING MODES ..... 20**

**4.2 PROM WRITE PROCEDURE ..... 22**

**4.3 PROM READ PROCEDURE ..... 26**

**5. ERASURE METHOD (μPD78P054KK-T ONLY) ..... 27**

**6. ERASURE WINDOW SEAL (μPD78P054KK-T ONLY) ..... 27**

**7. ONE-TIME PROM PRODUCTS SCREENING ..... 27**

**8. ELECTRICAL SPECIFICATIONS ..... 28**

★ **9. CHARACTERISTIC CURVES (REFERENCE VALUES) ..... 59**

**10. PACKAGE INFORMATION ..... 61**

**11. RECOMMENDED SOLDERING CONDITIONS ..... 64**

**APPENDIX A. DEVELOPMENT TOOLS ..... 65**

**APPENDIX B. RELATED DOCUMENTATION ..... 69**



**1. DIFFERENCES BETWEEN μPD78P054 AND MASK ROM PRODUCTS**

The μPD78P054 is a single-chip microcomputer with an on-chip one-time writable PROM or with an on-chip EPROM which has program write, erasure and rewrite capability.

It is possible to make all the functions except for PROM specification, and mask option of P60 to P63 pins, to the same as those of mask ROM products by setting the memory size switching register.

Differences between the μPD78P054 and mask ROM products are shown in Table 1-1.

**Table 1-1 Differences between μPD78P054 and Mask ROM Products**

Item	μPD78P054	Mask ROM Products
IC pin	No	Yes
V <sub>PP</sub> pin	Yes	No
Mask option of P60 to P63 pins	Pull-up resistor is not incorporated.	Pull-up resistor can be incorporated by mask option.

**Caution** For the μPD78P054, the internal PROM/internal high-speed RAM capacities can be set by the memory size switching register.

The internal PROM becomes to 32K bytes and the internal high-speed RAM becomes 1K bytes by the RESET input.

2. PIN FUNCTION TABLE

2.1 PINS IN NORMAL OPERATING MODE

(1) Port Pins (1/2)

Pin Name	Input/Output	Function		After Reset	Dual-Function Pin
P00	Input	Port 0 8-bit input/output port	Input only	Input	INTP0/TI00
P01	Input/output		Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.	Input	INTP1/TI01
P02					INTP2
P03					INTP3
P04					INTP4
P05					INTP5
P06					INTP6
P07 <sup>Note1</sup>	Input		Input only	Input	XT1
P10 to P17	Input/output	Port 1 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software. <sup>Note2</sup>	Input	ANI0 to ANI7	
P20	Input/output	Port 2 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.	Input	SI1	
P21				SO1	
P22				$\overline{\text{SCK1}}$	
P23				STB	
P24				BUSY	
P25				SI0/SB0	
P26				SO0/SB1	
P27				$\overline{\text{SCK0}}$	
P30	Input/output	Port 3 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.	Input	TO0	
P31				TO1	
P32				TO2	
P33				TI1	
P34				TI2	
P35				PCL	
P36				BUZ	
P37				—	

- Notes**
1. When P07/XT1 pins are used as the input ports, set the processor clock control register bit 6(FRC) to 1, be sure not to use the feedback resistor of the subsystem clock oscillation circuit.
  2. When P10/ANI0 to P17/ANI7 pins are used as the analog inputs for A/D converter, a pull-up resistor becomes automatically unused.

(1) Port Pins (2/2)

Pin Name	Input/Output	Function		After Reset	Dual-Function Pin
P40 to P47	Input/output	Port 4 8-bit input/output port Input/output is specifiable as 8-bit unit. When used as the input port, it is possible to connect a pull-up resistor by software. Set test input flag(KRIF) to 1 by falling edge detection.		Input	AD0 to AD7
P50 to P57	Input/output	Port 5 8-bit input/output port It is possible to directly drive LED. Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.		Input	A8 to A15
P60	Input/output	Port 6 3-bit input/output port Input/output is specifiable bit-wise.	N-ch open-drain input/output port. It is possible to directly drive LED.	Input	—
P61					
P62					
P63					
P64			When used as the input port, it is possible to connect a pull-up resistor by software.	Input	$\overline{RD}$
P65					$\overline{WR}$
P66					$\overline{WAIT}$
P67					ASTB
P70	Input/output	Port 7 3-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.	Input	SI2/RxD	
P71				SO2/TxD	
P72				$\overline{SCK2/ASCK}$	
P120 to P127	Input/output	Port 12 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.		Input	RTP0 to RTP7
P130, P131	Input/output	Port 13 2-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.		Input	ANO0, ANO1

(2) Non-Port Pins (1/2)

Pin Name	Input/Output	Function	After Reset	Dual-Function Pin
INTP0	Input	External interrupt inputs, with specifiable valid edges (rising edge, falling edge, and both rising and falling edges) .	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
INTP6				P06
SI0	Input	Serial data input of the serial interface	Input	P25/SB0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial data output of the serial interface	Input	P26/SB1
SO1				P21
SO2				P71/TxD
SB0	Input/output	Serial data input/output of the serial interface	Input	P25/SI0
SB1				P26/SO0
$\overline{\text{SCK0}}$	Input/output	Serial clock input/output of the serial interface	Input	P27
$\overline{\text{SCK1}}$				P22
$\overline{\text{SCK2}}$				P72/ASCK
STB	Output	Automatic transmitting/receiving strobe output of the serial interface	Input	P23
BUSY	Input	Automatic transmitting/receiving busy input of the serial interface	Input	P24
RxD	Input	Serial data input for asynchronous serial interface	Input	P70/SI2
TxD	Output	Serial data output for asynchronous serial interface	Input	P71/SO2
ASCK	Input	Serial clock input for asynchronous serial interface	Input	P72/ $\overline{\text{SCK2}}$
TI00	Input	External count clock input to 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00)		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1)		P33
TI2		External count clock input to 8-bit timer (TM2)		P34
TO0	Output	16-bit timer output (dual-function as 14-bit PWM output)	Input	P30
TO1		8-bit timer output		P31
TO2				P32

(2) Non-Port Pins (2/2)

Pin Name	Input/Output	Function	After Reset	Dual-Function Pin
PCL	Output	Clock output (for trimming main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port which outputs data in synchronization with trigger.	Input	P120 to P127
AD0 to AD7	Input/output	Low order address/data bus when expanding memory to the outside.	Input	P40 to P47
A8 to A15	Output	High order address bus when expanding memory to the outside.	Input	P50 to P57
$\overline{RD}$	Output	Strobe signal output for the external memory read operation	Input	P64
$\overline{WR}$		Strobe signal output for the external memory write operation	Input	P65
$\overline{WAIT}$	Input	Wait insertion when accessing external memory	Input	P66
ASTB	Output	Strobe output to externally latches address information which is output to ports 4 and 5 for accessing external memory.	Input	P67
ANI0 to ANI7	Input	Analog input of A/D converter	Input	P10 to P17
ANO0, ANO1	Output	Analog output of D/A converter	Input	P130, P131
AVREF0	Input	Reference voltage input of A/D converter	—	—
AVREF1	Input	Reference voltage input of D/A converter	—	—
AVDD	—	Analog power supply of A/D converter. Connect to V <sub>DD</sub>	—	—
AVSS	—	Ground potential of A/D converter. Connect to V <sub>SS</sub>	—	—
$\overline{RESET}$	Input	System reset input	—	—
X1	Input	Main system clock oscillation crystal connection	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection	Input	P07
XT2	—		—	—
V <sub>DD</sub>	—	Positive power supply	—	—
V <sub>PP</sub>	—	High-voltage applied during program write/verification. Connected to V <sub>SS</sub> in normal operating mode	—	—
V <sub>SS</sub>	—	Ground potential	—	—

## 2.2 PINS IN PROM PROGRAMMING MODE

Pin Name	Input/Output	Function
$\overline{\text{RESET}}$	Input	PROM programming mode setting When +5 V or +12.5 V is applied to the $V_{PP}$ pin and a low level signal is applied to the $\overline{\text{RESET}}$ pin, this chip is set in the PROM programming mode.
$V_{PP}$	Input	PROM programming mode setting and high-voltage applied during program write/verification
A0 to A16	Input	Address bus
D0 to D7	Input/output	Data bus
$\overline{\text{CE}}$	Input	PROM enable input/program pulse input
$\overline{\text{OE}}$	Input	Read strobe input to PROM
$\overline{\text{PGM}}$	Input	Program/program inhibit input in PROM programming mode.
$V_{DD}$	—	Positive power supply
$V_{SS}$	—	Ground potential

**2.3 PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS**



Types of input/output circuits of the pins and recommended connection of unused pins are shown in Table 2-1. For the configuration of each type of input/output circuit, see Fig. 2-1.

**Table 2-1 Type of Input/Output Circuit of Each Pin (1/2)**

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connecting Method when Unused	
P00/INTP0/TI00	2	Input	Connect to V <sub>SS</sub> .	
P01/INTP1/TI01	8-A	Input/output	Independently connected to V <sub>SS</sub> through resistor.	
P02/INTP2				
P03/INTP3				
P04/INTP4				
P05/INTP5				
P06/INTP6				
P07/XT1				16
P10/ANI0 to P17/ANI7	11	Independently connected to V <sub>DD</sub> or V <sub>SS</sub> through resistor.		
P20/SI1	8-A			
P21/SO1	5-A			
P22/ $\overline{\text{SCK1}}$	8-A			
P23/STB	5-A			
P24/BUSY	8-A			
P25/SI0/SB0	10-A			
P26/SO0/SB1				
P27/ $\overline{\text{SCK0}}$				
P30/TO0	5-A			
P31/TO1				
P32/TO2				
P33/TI1	8-A			
P34/TI2				
P35/PCL	5-A			
P36/BUZ				
P37				
P40/AD0 to P47/AD7	5-E		Independently connected to V <sub>DD</sub> through resistor.	

Table 2-1 Type of Input/Output Circuit of Each Pin (2/2)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connecting Method when Unused
P50/A8 to P57/A15	5-A		Independently connected to V <sub>DD</sub> or V <sub>SS</sub> through resistor.
P60 to P63	13-D		Independently connected to V <sub>DD</sub> through resistor.
P64/ $\overline{RD}$	5-A	Input/output	Independently connected to V <sub>DD</sub> or V <sub>SS</sub> .
P65/ $\overline{WR}$			
P66/ $\overline{WAIT}$			
P67/ASTB			
P70/SI2/RxD	8-A	Input/output	
P71/SO2/TxD	5-A		
P72/ $\overline{SCK2}$ /ASCK	8-A		
P120/RTP0 to P127/RTP7	5-A	Input/output	
P130/ANO0, P131/ANO1	12-A	Input/output	Independently connected to V <sub>SS</sub> through resistor.
$\overline{RESET}$	2	Input	—
XT2	16	—	Leave open
AV <sub>REF0</sub>	—		Connect to V <sub>SS</sub>
AV <sub>REF1</sub>			Connect to V <sub>DD</sub>
AV <sub>DD</sub>			
AV <sub>SS</sub>			Connect to V <sub>SS</sub>
V <sub>PP</sub>			



Fig. 2-1 List of Pin Input/Output Circuits (1/2)





Fig. 2-1 List of Pin Input/Output Circuits (2/2)



### 3. MEMORY SIZE SWITCHING REGISTER (IMS)

This is a register to disable use of part of internal memories by software. By setting this memory size switching register (IMS), it is possible to get the same memory mapping as that of mask ROM product having different internal memories (ROM, RAM).

The IMS is set up by the 8-bit memory manipulation instruction. C8H will result by the  $\overline{\text{RESET}}$  input.

**Fig. 3-1 Memory Size Switching Register Format**




Table 3-1 shows the setting values of IMS which makes the memory mapping the same as that of the various mask ROM products.

**Table 3-1 Memory Size Switching Register Setting Values**

Target Mask ROM Product	IMS Setting Value
μPD78052	44H
μPD78053	C6H
μPD78054	C8H

**4. PROM PROGRAMMING**

The μPD78P054 has an on-chip 32K-byte PROM as a program memory. For programming, set the PROM programming mode by the V<sub>PP</sub> and  $\overline{\text{RESET}}$  pins. For connecting unused pins, refer to “PIN CONFIGURATION (TOP VIEW) (2) PROM Programming Mode.”

**Caution** Program writing should be performed in the address range 0000H to 7FFFH (the last address, 7FFFH, should be specified). Writing cannot be performed with a PROM writer that cannot specify the write addresses.

**4.1 OPERATING MODES**

When +5 V or +12.5 V is applied to the V<sub>PP</sub> pin and a low level signal is applied to the  $\overline{\text{RESET}}$  pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 4-1 when the  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$  and PGM pins are set as shown.

Further, when the read mode is set, it is possible to read the contents of the PROM.

**Table 4-1 Operating Modes of PROM Programming**

Pin Operating Mode	$\overline{\text{RESET}}$	V <sub>PP</sub>	V <sub>DD</sub>	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{PGM}}$	D0 to D7
Page data latch	L	+12.5 V	+6.5 V	H	L	H	Data input
Page write				H	H	L	High-impedance
Byte write				L	H	L	Data input
Program verify				L	L	H	Data output
Program inhibit				×	H	H	High-impedance
				×	L	L	
Read	+5 V	+5 V	L	L	H	Data output	
Output disable			L	H	×	High-impedance	
Standby			H	×	×	High-impedance	

**Remark** × : L or H

**(1) Read mode**

Read mode is set if  $\overline{CE} = L$ ,  $\overline{OE} = L$  is set.

**(2) Output disable mode**

Data output becomes high-impedance, and is in the output disable mode, if  $\overline{OE} = H$  is set.

Therefore, it allows data to be read from any device by controlling the  $\overline{OE}$  pin, if multiple μPD78P054s are connected to the data bus.

**(3) Standby mode**

Standby mode is set if  $\overline{CE} = H$  is set.

In this mode, data outputs become high-impedance irrespective of the  $\overline{OE}$  status.

**(4) Page data latch mode**

Page data latch mode is set if  $\overline{CE} = H$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set at the beginning of page write mode.

In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

**(5) Page write mode**

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1 ms program pulse (active low) to the  $\overline{PGM}$  pin with  $\overline{CE} = H$ ,  $\overline{OE} = H$ . Then, program verification can be performed, if  $\overline{CE} = L$ ,  $\overline{OE} = L$  are set.

If programming is not performed by a one-time program pulse, X(X - 10) write and verification operations should be executed repeatedly.

**(6) Byte write mode**

Byte write is executed when a 0.1 ms program pulse (active low) is applied to the  $\overline{PGM}$  pin with  $\overline{CE} = L$ ,  $\overline{OE} = H$ . Then, program verification can be performed if  $\overline{OE} = L$  is set.

If programming is not performed by a one-time program pulse, X(X - 10) write and verification operations should be executed repeatedly.

**(7) Program verify mode**

Program verify mode is set if  $\overline{CE} = L$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set.

In this mode, check if a write operation is performed correctly, after the write.


**(8) Program inhibit mode**

Program inhibit mode is used when the  $\overline{OE}$  pin,  $V_{PP}$  pin and D0 to D7 pins of multiple μPD78P054s are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the  $\overline{PGM}$  pin driven high.

4.2 PROM WRITE PROCEDURE

Fig. 4-1 Page Program Mode Flow Chart



- Remarks**
1. G = Start address
  2. N = Program last address

Fig. 4-2 Page Program Mode Timing






Fig. 4-3 Byte Program Mode Flow Chart



- Remarks**
1. G = Start address
  2. N = Program last address



Fig. 4-4 Byte Program Mode Timing



- Cautions**
1. **V<sub>DD</sub>** should be applied before **V<sub>PP</sub>** and cut after **V<sub>PP</sub>**.
  2. **V<sub>PP</sub>** must not exceed +13.5 V including overshoot.
  3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to **V<sub>PP</sub>**.


**4.3 PROM READ PROCEDURE**

The contents of PROM are readable to the external data bus (D0 to D7) according to the read procedure shown below.

- (1) Fix the  $\overline{\text{RESET}}$  pin at low level, supply +5 V to the  $V_{PP}$  pin, and connect all other unused pins as shown in “PIN CONFIGURATION (TOP VIEW) (2) PROM Programming Mode”.
- (2) Supply +5 V to the  $V_{DD}$  and  $V_{PP}$  pins.
- (3) Input address of read data into the A0 to A16 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Fig. 4-5.

**Fig. 4-5 PROM Read Timings**



**5. ERASURE METHOD (μPD78P054KK-T ONLY)**

The μPD78P054KK-T is capable of erasing (FFH) the contents of data written in a program memory and rewriting.

When erasing the contents of data, irradiate light having a wavelength of less than about 400 nm to the erasing window. Normally, irradiate ultraviolet rays of 254 nm wavelength. Volume of irradiation required to completely erase the contents of data is as follows:

- UV intensity × erasing time : 15 W•s/cm<sup>2</sup> or more
- Erasing time : 15 to 20 min. (When a UV lamp of 12,000 μW/cm<sup>2</sup> is used. However, a longer time may be needed because of deterioration in performance of the UV lamp, contamination of the erasing window, etc.)

When erasing the contents of data, set up the UV lamp within 2.5 cm from the erasing window. Further, if a filter is provided for a UV lamp, irradiate the ultraviolet rays after removing the filter.

**6. ERASURE WINDOW SEAL (μPD78P054KK-T ONLY)**

To protect from miserasure by rays other than that of the lamp for erasing EPROM contents, or to protect internal circuit other than EPROM from misoperating by rays, stick a protection seal on the erasure window when EPROM contents erasure is not performed.

**7. ONE-TIME PROM PRODUCTS SCREENING**

The one-time PROM product (μPD78P054GC-3B9, 78P054GK-BE9) can not be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the condition below.

Storage Temperature	Storage Time
125 °C	24 hours

At present, a fee is charged by NEC for one-time PROM after-programming imprinting, screening, and verify service for the QTOP Microcomputer. For details, contact your sales representative.

★

8. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25 °C)

PARAMETER	SYMBOL	TEST CONDITIONS		RATING	UNIT
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V
	V <sub>PP</sub>			-0.3 to +13.5	V
	AV <sub>DD</sub>			-0.3 to V <sub>DD</sub> +0.3	V
	AV <sub>REF0</sub>			-0.3 to V <sub>DD</sub> +0.3	V
	AV <sub>REF1</sub>			-0.3 to V <sub>DD</sub> +0.3	V
	AV <sub>SS</sub>			-0.3 to +0.3	V
Input voltage	V <sub>I1</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to 47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, X1, X2, XT2, RESET		-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>I2</sub>	P60 to P63	N-ch open drain	-0.3 to +16	V
	V <sub>I3</sub>	A9		-0.3 to +13.5	V
Output voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> +0.3	V
Analog input voltage	V <sub>AN</sub>	P10 to P17	Analog input pins	AV <sub>SS</sub> -0.3 to AV <sub>REF0</sub> +0.3	V
Output current high	I <sub>OH</sub>	1 pin		-10	mA
		Total for P01 to P06, P30 to P37, P56, P57, P60 to P67, P120 to P127		-15	mA
		Total for P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P130, P131		-15	mA
Output current low	I <sub>OL</sub> <sup>Note</sup>	1 pin	Peak value	30	mA
			R.m.s. value	15	mA
		Total for P50 to P55	Peak value	100	mA
			R.m.s. value	70	mA
		Total for P56, P57, P60 to P63	Peak value	100	mA
			R.m.s. value	70	mA
		Total for P10 to P17, P20 to P27, P40 to P47, P70 to P72, P130, P131	Peak value	50	mA
			R.m.s. value	20	mA
		Total for P01 to P06, P30 to P37, P64 to P67, P120 to P127	Peak value	50	mA
			Peak value	20	mA
Operating ambient temperature	T <sub>A</sub>			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

**Note** The r.m.s. value should be calculated as follows: [R.m.s. value] = [Peak value] x √Duty

**Caution** Product quality may suffer if the absolute maximum rating is exceeded for even a single parameter, or even momentarily. In other words, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions which ensure that the absolute maximum ratings are not exceeded.

**Remark** Unless specified otherwise, dual-function pin characteristics are the same as port pin characteristics.

**MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ceramic resonator		Oscillator frequency ( $f_x$ ) <sup>Note1</sup>	$V_{DD}$ = Oscillation voltage range	1.0		5.0	MHz
		Oscillator stabilization time <sup>Note2</sup>	After $V_{DD}$ has reached MIN. of oscillation voltage range			4	ms
Crystal resonator		Oscillator frequency ( $f_x$ ) <sup>Note1</sup>		1.0		5.0	MHz
		Oscillator stabilization time <sup>Note2</sup>	$V_{DD} = 4.5$ to $6.0$ V			10	ms
						30	
External clock		X1 input frequency ( $f_x$ ) <sup>Note1</sup>		1.0		5.0	MHz
		X1 input high-/low-level width ( $t_{XH}/t_{XL}$ )		85		500	ns

- Notes**
- Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.
  - This is the time required for oscillation to stabilize after a reset or STOP mode release.

**Cautions** 1. When the main system clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a broken line to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
  - No other signal lines should be crossed.
  - Keep away from lines carrying a high fluctuating current.
  - The oscillator capacitor grounding point should always be at the same potential as  $V_{SS}$ .
  - Do not connect to a ground pattern carrying a high current.
  - A signal should not be taken from the oscillator.
2. When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

**SUBSYSTEM CLOCK OSILLATOR CHARACTERISTICS** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

RESONATOR	RECOMMENDED CIRCUIT	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Ceramic resonator		Oscillation frequency ( $f_x$ ) <sup>Note1</sup>		32	32.768	35	MHz
		Oscillation stabilization time <sup>Note2</sup>	$V_{DD} = 4.5$ to $6.0$ V		1.2	2	ms
External clock		X1 input frequency ( $f_{XT}$ ) <sup>Note1</sup>		32		100	
		X1 input high-/low-level width ( $t_{XTH}/t_{XTL}$ )		5		15	μs

- Notes**
1. Only the oscillator characteristics are shown. See the AC characteristics for instruction execution times.
  2. This is the time required for oscillation to stabilize after power ( $V_{DD}$ ) is turned on.

**Cautions** 1. When the subsystem clock oscillator is used, the following should be noted concerning wiring in the area in the figure enclosed by a broken line to prevent the influence of wiring capacitance, etc.

- The wiring should be kept as short as possible.
  - No other signal lines should be crossed.
  - Keep away from lines carrying a high fluctuating current.
  - The oscillator capacitor grounding point should always be at the same potential as  $V_{SS}$ .
  - Do not connect to a ground pattern carrying a high current.
  - A signal should not be taken from the oscillator.
2. The subsystem clock oscillator is a low-amplitude circuit in order to achieve a low consumption current, and is more prone to misoperation due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

**RECOMMENDED OSCILLATOR CONSTANT**

**MAIN SYSTEM CLOCK: CERAMIC RESONATOR (T<sub>A</sub> = -40 to +85°C)**

MANUFACTURER	PRODUCT NAME	FREQUENCY (MHz)	RECOMMENDED CIRCUIT CONSTANT			OSCILLATOR VOLTAGE RANGE	
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)
TDK Corporation	CCR4.0MC3	4.0	Built-in	Built-in	0	2.0	6.0
	CCR5.0MC3	5.0	Built-in	Built-in	0	2.0	6.0

**SUBSYSTEM CLOCK: CRYSTAL RESONATOR (T<sub>A</sub> = -40 to +85°C)**

MANUFACTURER	PRODUCT NAME	FREQUENCY (MHz)	RECOMMENDED CIRCUIT CONSTANT			OSCILLATOR VOLTAGE RANGE	
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)
Daishinku	DT - 38 (1TA252E00, load capacitance 12.5pF)	32.768	22	22	330	2.0	6.0

**CAPACITANCE (T<sub>A</sub> = 25 °C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	C <sub>IN</sub>	f = 1 MHz Unmeasured pins returned to 0 V.			15	pF
Input/output capacitance	C <sub>IO</sub>	f = 1 MHz Unmeasured pins returned to 0	P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131		15	pF
			P60 to P63		20	pF

**Remark** Unless specified otherwise, dual-function pin characteristics are the same as port pin characteristics.

**DC CHARACTERISTICS** (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Input voltage high	V <sub>IH1</sub>	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131	V <sub>DD</sub> = 2.7 to 6.0 V	0.7V <sub>DD</sub>		V <sub>DD</sub>	V
				0.8V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, RESET	V <sub>DD</sub> = 2.7 to 6.0 V	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
				0.85V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	P30 to P63 (N-ch open drain)	V <sub>DD</sub> = 2.7 to 6.0 V	0.7V <sub>DD</sub>		15	V
				0.8V <sub>DD</sub>		15	V
	V <sub>IH4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 6.0 V	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V
				V <sub>DD</sub> -0.2		V <sub>DD</sub>	V
	V <sub>IH5</sub>	XT1/P07, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0.8V <sub>DD</sub>		V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0.9V <sub>DD</sub>		V <sub>DD</sub>	V
2.0 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>			0.9V <sub>DD</sub>		V <sub>DD</sub>	V	
Input voltage low	V <sub>IL1</sub>	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131	V <sub>DD</sub> = 2.7 to 6.0 V	0		0.3 V <sub>DD</sub>	V
				0		0.2 V <sub>DD</sub>	V
	V <sub>IL2</sub>	P00 to P06, P20, P22, P24 to P27, P33, P34, P70, P72, RESET	V <sub>DD</sub> = 2.7 to 6.0 V	0		0.2 V <sub>DD</sub>	V
				0		0.15 V <sub>DD</sub>	V
	V <sub>IL3</sub>	P60 to P63	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.3 V <sub>DD</sub>	V
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	0		0.2 V <sub>DD</sub>	V
				0		0.1 V <sub>DD</sub>	V
	V <sub>IL4</sub>	X1, X2	V <sub>DD</sub> = 2.7 to 6.0V	0		0.4	V
						0.2	V
	V <sub>IL5</sub>	XT1/P07, XT2	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.2 V <sub>DD</sub>	V
2.7 V ≤ V <sub>DD</sub> < 4.5 V			0		0.1 V <sub>DD</sub>	V	
2.0 V ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>			0		0.1 V <sub>DD</sub>	V	
Output voltage high	V <sub>OH1</sub>	V <sub>DD</sub> = 4.5 to 6.0 V, I <sub>OH</sub> = - 1mA	V <sub>DD</sub> - 1.0			V	
		I <sub>OH</sub> = - 100μA	V <sub>DD</sub> - 0.5			V	
Output voltage low	V <sub>OL1</sub>	P50 to P57, P60 to P63	V <sub>DD</sub> = 4.5 to 6.0V, I <sub>OL</sub> = - 15mA		0.4	2.0	V
		P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131	V <sub>DD</sub> = 4.5 to 6.0V, I <sub>OL</sub> = - 1.6mA			0.4	V
	V <sub>OL2</sub>	SB0, SB1, SCK0	V <sub>DD</sub> = 4.5 to 6.0V, N-ch open drain, pulled high (R= 1kΩ)			0.2 V <sub>DD</sub>	V
	V <sub>OL3</sub>	I <sub>OL</sub> = 400μA				0.5	V

**Note** When used as P07, the inverse phase of P07 should be input to XT2 using an inverter.

**Remark** Unless specified otherwise, dual-function pin characteristics are the same as port pin characteristics.



**DC CHARACTERISTICS** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Input leakage current high	$I_{LIH1}$	$V_{IN} = V_{DD}$	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, $\overline{RESET}$			3	μA
	$I_{LIH2}$		X1, X2, XT1/P07, XT2			20	μA
	$I_{LIH3}$	$V_{IN} = 15V$	P60 to P63			80	μA
Input leakage current low	$I_{LIL1}$	$V_{IN} = 0$ V	P00 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, $\overline{RESET}$			-3	μA
	$I_{LIL2}$		X1, X2, XT1/P07, XT2			-20	μA
	$I_{LIL3}$		P60 to P63			-3 <sup>Note1</sup>	μA
Output leakage current high	$I_{LOH1}$	$V_{OUT} = V_{DD}$				3	μA
Output leakage current low	$I_{LOL1}$	$V_{OUT} = 0$ V				-3	μA
Software pull-up resistor <sup>Note2</sup>	$R_2$	$V_{IN} = 0$ V, P01 to P06, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131	$4.5 \text{ V} \leq V_{DD} \leq 6.0 \text{ V}$	15	40	90	kΩ
			$2.7 \text{ V} \leq V_{DD} < 4.5 \text{ V}$	20		500	kΩ

- Notes**
1. The value for P60 to P63 is  $-200 \mu\text{A}$  (MAX.) for one clock cycle only when an input instruction is executed (no wait case). For cases other than input instruction execution, the value is  $-3 \mu\text{A}$  (MAX.).
  2. A software pull-up resistor can only be used in the range  $V_{DD} = 2.7$  to  $6.0$  V.

**Remark** Unless specified otherwise, dual-function pin characteristics are the same as port pin characteristics.

**DC CHARACTERISTICS** (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply current <sup>Note5</sup>	I <sub>DD1</sub>	5.0 MHz crystal oscillation operating mode (f <sub>XX</sub> = 2.5 MHz) <sup>Note3</sup>	V <sub>DD</sub> = 5.0V±10% <sup>Note1</sup>	5	15	mA
			V <sub>DD</sub> = 3.0V±10% <sup>Note2</sup>	0.7	2.1	mA
			V <sub>DD</sub> = 2.2V±10% <sup>Note2</sup>	0.4	1.2	mA
		5.0 MHz crystal oscillation operating mode (f <sub>XX</sub> = 5.0 MHz) <sup>Note4</sup>	V <sub>DD</sub> = 5.0V±10% <sup>Note1</sup>	9.0	27.0	mA
			V <sub>DD</sub> = 3.0V±10% <sup>Note2</sup>	1.0	3.0	mA
	I <sub>DD2</sub>	5.0 MHz crystal oscillation HALT mode (f <sub>XX</sub> = 2.5 MHz) <sup>Note3</sup>	V <sub>DD</sub> = 5.0V±10% <sup>Note1</sup>	1.4	4.2	mA
			V <sub>DD</sub> = 3.0V±10% <sup>Note2</sup>	0.5	1.5	mA
			V <sub>DD</sub> = 2.2V±10% <sup>Note2</sup>	280	840	μA
		5.0 MHz crystal oscillation HALT mode (f <sub>XX</sub> = 5.0 MHz) <sup>Note4</sup>	V <sub>DD</sub> = 5.0V±10% <sup>Note1</sup>	1.6	4.8	mA
	V <sub>DD</sub> = 3.0V±10% <sup>Note2</sup>		0.65	1.95	mA	
	I <sub>DD3</sub>	32.768 kHz crystal oscillation operating mode <sup>Note6</sup>	V <sub>DD</sub> = 5.0V±10%	135	270	μA
			V <sub>DD</sub> = 3.0V±10%	95	190	μA
			V <sub>DD</sub> = 2.2V±10%	70	140	μA
	I <sub>DD4</sub>	32.768 kHz crystal oscillation HALT mode <sup>Note6</sup>	V <sub>DD</sub> = 5.0V±10%	25	55	μA
			V <sub>DD</sub> = 3.0V±10%	5	15	μA
			V <sub>DD</sub> = 2.2V±10%	2.5	12.5	μA
	I <sub>DD5</sub>	XT1 = 0 V STOP mode Feedback resistor used	V <sub>DD</sub> = 5.0V±10%	1	30	μA
			V <sub>DD</sub> = 3.0V±10%	0.5	10	μA
			V <sub>DD</sub> = 2.2V±10%	0.3	10	μA
	I <sub>DD6</sub>	XT1 = 0 V STOP mode Feedback resistor not used	V <sub>DD</sub> = 5.0V±10%	0.1	30	μA
V <sub>DD</sub> = 3.0V±10%			0.05	10	μA	
V <sub>DD</sub> = 2.2V±10%			0.05	10	μA	

- Notes**
1. High-speed mode operation (when processor clock control register is set to 00H).
  2. Low-speed mode operation (when processor clock control register is set to 04H).
  3. f<sub>XX</sub> = f<sub>X</sub>/2 operation (when oscillation mode selection register is set to 00H).
  4. f<sub>XX</sub> = f<sub>X</sub> operation (when oscillation mode selection register is set to 01H).
  5. Not including AV<sub>REF0</sub>, AV<sub>REF1</sub>, and AV<sub>DD</sub> currents or port currents (including current flowing in on-chip pull-up resistors).
  6. When the main system clock is stopped.

- Remarks**
1. f<sub>XX</sub> : Main system clock frequency (f<sub>X</sub> or f<sub>X</sub>/2)
  2. f<sub>X</sub> : Main system clock oscillator frequency

**AC CHARACTERISTICS**


(1) **Basic Operation** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Cycle time (minimum instruction execution time)	$T_{CY}$	Operating on main system clock	$f_{XX} = f_X/2^{Note1}$	$V_{DD} = 2.7$ to $6.0$ V	0.8		64	μs
					2.2		64	μs
		Operating on subsystem clock	$f_{XX} = f_X^{Note2}$	$4.5$ V ≤ $V_{DD}$ ≤ $6.0$ V	0.4		32	μs
				$2.7$ V ≤ $V_{DD}$ < $4.5$ V	0.8		32	μs
TI input frequency	$f_{TI}$	$V_{DD} = 4.5$ to $6.0$ V		0		4	MHz	
TI input high-/low-level width	$t_{TIH}$	$V_{DD} = 4.5$ to $6.0$ V		100			ns	
	$t_{TIL}$			1.8			μs	
Interrupt input high-/low-level width	$t_{INTH}$	INTP0		$8/f_{sam}^{Note3}$			μs	
	$t_{INTL}$	INTP1 to INTP6, KR0 to KR7		$V_{DD} = 2.7$ to $6.0$ V	10		μs	
					20		μs	
RESET low-level width	$t_{RSL}$			10			μs	
		$V_{DD} = 2.7$ to $6.0$ V		20			μs	


- Notes**
1. When oscillation mode selection register is set to 00H.
  2. When oscillation mode selection register is set to 01H.
  3.  $f_{sam}$  can be selected as  $f_{XX}/2^N$ ,  $f_{XX}/32$ ,  $f_{XX}/64$ , or  $f_{XX}/128$  by bits 0 and 1 (SCS0 and SCS1) of the sampling clock selection register (N = 0 to 4).

- Remarks**
1.  $f_{XX}$  : Main system clock frequency ( $f_X$  or  $f_X/2$ )
  2.  $f_X$  : Main system clock oscillator frequency

**$T_{CY}$  vs  $V_{DD}$  (Main System Clock  $f_{XX} = f_X/2$  Operation)**



**$T_{CY}$  vs  $V_{DD}$  (Main System Clock  $f_{XX} = f_X$  Operation)**



(2) Read/Write Operations

(a) When MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 4.5 to 6.0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
ASTB high-level width	t <sub>ASTH</sub>		0.85t <sub>cy</sub> -50		ns
Address setup time	t <sub>ADS</sub>		0.85t <sub>cy</sub> -50		ns
Address hold time	t <sub>ADH</sub>		50		ns
Data input time from address	t <sub>ADD1</sub>			(2.85+2n)t <sub>cy</sub> -80	ns
	t <sub>ADD2</sub>			(4+2n)t <sub>cy</sub> -100	ns
Data input time from $\overline{RD}\downarrow$	t <sub>RDD1</sub>			(2+2n)t <sub>cy</sub> -100	ns
	t <sub>RDD2</sub>			(2.85+2n)t <sub>cy</sub> -100	ns
Read data hold time	t <sub>RDH</sub>		0		ns
$\overline{RD}$ low-level width	t <sub>RDL1</sub>		(2+2n)t <sub>cy</sub> -60		ns
	t <sub>RDL2</sub>		(2.85+2n)t <sub>cy</sub> -60		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t <sub>RDWT1</sub>			0.85t <sub>cy</sub> -50	ns
	t <sub>RDWT2</sub>			2t <sub>cy</sub> -60	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t <sub>WRWT</sub>			2t <sub>cy</sub> -60	ns
$\overline{WAIT}$ low-level width	t <sub>WTL</sub>		(1.15+2n)t <sub>cy</sub>	(2+2n)t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.85+2n)t <sub>cy</sub> -100		ns
Write data hold time	t <sub>WDH</sub>		20		ns
$\overline{WR}$ low-level width	t <sub>WRL1</sub>		(2.85+2n)t <sub>cy</sub> -60		ns
$\overline{RD}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTRD</sub>		25		ns
$\overline{WR}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTWR</sub>		0.85t <sub>cy</sub> +20		ns
ASTB $\infty$ delay time from $\overline{RD}\infty$ in external fetch	t <sub>RDAST</sub>		0.85t <sub>cy</sub> -10	1.15t <sub>cy</sub> +20	ns
Address hold time from $\overline{RD}\infty$ in external fetch	t <sub>RDADH</sub>		0.85t <sub>cy</sub> -50	1.15t <sub>cy</sub> +50	ns
Write data output time from $\overline{RD}\infty$	t <sub>RDWD</sub>		40		ns
Write data output time from $\overline{WR}\downarrow$	t <sub>WRWD</sub>		0	50	ns
Address hold time from $\overline{WR}\infty$	t <sub>WRADH</sub>		0.85t <sub>cy</sub>	1.15t <sub>cy</sub> +40	ns
$\overline{RD}\infty$ delay time from $\overline{WAIT}\infty$	t <sub>WTRD</sub>		1.15t <sub>cy</sub> +40	3.15t <sub>cy</sub> +40	ns
$\overline{WR}\infty$ delay time from $\overline{WAIT}\infty$	t <sub>WTWR</sub>		1.15t <sub>cy</sub> +30	3.15t <sub>cy</sub> +30	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(b) Except when MCS = 1, PCC2 to PCC0 = 000B ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
ASTB high-level width	$t_{ASTH}$	$V_{DD} = 2.7$ to $6.0V$	$t_{CY} - 80$		ns
			$t_{CY} - 150$		ns
Address setup time	$t_{ADS}$	$V_{DD} = 2.7$ to $6.0V$	$t_{CY} - 80$		ns
			$t_{CY} - 150$		ns
Address hold time	$t_{ADH}$	$V_{DD} = 2.7$ to $6.0V$	$0.4t_{CY} - 10$		ns
			$0.37t_{CY} - 40$		ns
Data input time from address	$t_{ADD1}$	$V_{DD} = 2.7$ to $6.0V$		$(3+2n)t_{CY} - 160$	ns
				$(3+2n)t_{CY} - 320$	ns
	$t_{ADD2}$	$V_{DD} = 2.7$ to $6.0V$		$(4+2n)t_{CY} - 200$	ns
				$(4+2n)t_{CY} - 300$	ns
Data input time from $\overline{RD}\downarrow$	$t_{RDD1}$	$V_{DD} = 2.7$ to $6.0V$		$(1.4+2n)t_{CY} - 70$	ns
				$(1.37+2n)t_{CY} - 120$	ns
	$t_{RDD2}$	$V_{DD} = 2.7$ to $6.0V$		$(2.4+2n)t_{CY} - 70$	ns
				$(2.37+2n)t_{CY} - 120$	ns
Read data hold time	$t_{RDH}$		0		ns
$\overline{RD}$ low-level width	$t_{RDL1}$	$V_{DD} = 2.7$ to $6.0V$	$(1.4+2n)t_{CY} - 20$		ns
			$(1.37+2n)t_{CY} - 20$		ns
	$t_{RDL2}$	$V_{DD} = 2.7$ to $6.0V$	$(2.4+2n)t_{CY} - 20$		ns
			$(2.37+2n)t_{CY} - 20$		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	$t_{RDWT1}$	$V_{DD} = 2.7$ to $6.0V$		$t_{CY} - 100$	ns
				$t_{CY} - 200$	ns
	$t_{RDWT2}$	$V_{DD} = 2.7$ to $6.0V$		$2t_{CY} - 100$	ns
				$2t_{CY} - 200$	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	$t_{WRWT}$	$V_{DD} = 2.7$ to $6.0V$		$2t_{CY} - 100$	ns
				$2t_{CY} - 200$	ns
$\overline{WAIT}$ low-level width	$t_{WTL}$		$(1+2n)t_{CY}$	$(2+2n)t_{CY}$	ns
Write data setup time	$t_{WDS}$	$V_{DD} = 2.7$ to $6.0V$	$(2.4+2n)t_{CY} - 60$		ns
			$(2.37+2n)t_{CY} - 100$		ns
Write data hold time	$t_{WDH}$		20		ns
$\overline{WR}$ low-level width	$t_{WRL1}$	$V_{DD} = 2.7$ to $6.0V$	$(2.4+2n)t_{CY} - 20$		ns
			$(2.37+2n)t_{CY} - 20$		ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register
  3.  $t_{CY} = T_{CY}/4$
  4. n indicates the number of waits.

(b) Except when MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
$\overline{RD}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTRD</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.4t <sub>cy</sub> -30		ns
			0.37t <sub>cy</sub> -50		ns
$\overline{WR}\downarrow$ delay time from $\overline{ASTB}\downarrow$	t <sub>ASTWR</sub>	V <sub>DD</sub> = 2.7 to 6.0V	1.4t <sub>cy</sub> -30		ns
			1.37t <sub>cy</sub> -50		ns
ASTB <sub>∞</sub> delay time from $\overline{RD}\infty$ in external fetch	t <sub>RDAST</sub>		t <sub>cy</sub> -10	t <sub>cy</sub> +20	ns
Address hold time from $\overline{RD}\infty$ in external fetch	t <sub>RDADH</sub>		t <sub>cy</sub> -50	t <sub>cy</sub> +50	ns
Write data output time from $\overline{RD}\infty$	t <sub>RDWD</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.4t <sub>cy</sub> -20		ns
			0.37t <sub>cy</sub> -40		ns
Write data output time from $\overline{WR}\downarrow$	t <sub>WRWD</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0	60	ns
			0	120	ns
Address hold time from $\overline{WR}\infty$	t <sub>WRADH</sub>	V <sub>DD</sub> = 2.7 to 6.0V	t <sub>cy</sub>	t <sub>cy</sub> +60	ns
			t <sub>cy</sub>	t <sub>cy</sub> +120	ns
$\overline{RD}\infty$ delay time from $\overline{WAIT}\infty$	t <sub>WTRD</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.6t <sub>cy</sub> +180	2.6t <sub>cy</sub> +180	ns
			0.63t <sub>cy</sub> +350	2.63t <sub>cy</sub> +350	ns
$\overline{WR}\infty$ delay time from $\overline{WAIT}\infty$	t <sub>WTWR</sub>	V <sub>DD</sub> = 2.7 to 6.0V	0.6t <sub>cy</sub> +120	2.6t <sub>cy</sub> +120	ns
			0.63t <sub>cy</sub> +240	2.63t <sub>cy</sub> +240	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode selection register
  2. PCC2 to PCC0: Bit 2 to bit 0 of the processor clock control register
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(3) Serial Interface (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

(a) 3-wire serial I/O mode ( $\overline{\text{SCK}}$  ... internal clock output)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\overline{\text{SCK}}$ cycle time	t <sub>KCY1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high-/low-level width	t <sub>KH1'</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	t <sub>KCY1</sub> /2-50			ns
	t <sub>KL1</sub>		t <sub>KCY1</sub> /2-100			ns
SI setup time (to $\overline{\text{SCK}}_{\infty}$ )	t <sub>SIK1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
			300			ns
SI hold time (from $\overline{\text{SCK}}_{\infty}$ )	t <sub>KSI1</sub>		400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	t <sub>KSO1</sub>	C = 100pF <sup>Note</sup>			300	ns

**Note** C is the SO output line load capacitance.

(b) 3-wire serial I/O mode ( $\overline{\text{SCK}}$  ... external clock input)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\overline{\text{SCK}}$ cycle time	t <sub>KCY2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high-/low-level width	t <sub>KH2'</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	400			ns
	t <sub>KL2</sub>	2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
			1600			
SI setup time (to $\overline{\text{SCK}}_{\infty}$ )	t <sub>SIK2</sub>		100			ns
SI hold time (from $\overline{\text{SCK}}_{\infty}$ )	t <sub>KSI2</sub>		400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	t <sub>KSO2</sub>	C = 100pF <sup>Note</sup>			300	ns
$\overline{\text{SCK}}$ rise, fall time	t <sub>R2</sub> ,	When using external device expansion function			160	ns
	t <sub>F2</sub>	When not using external device expansion function			1000	ns

★  
★

**Note** C is the SO output line load capacitance.

(c) SBI mode ( $\overline{\text{SCK}}$  ... internal clock output)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\overline{\text{SCK}}$ cycle time	t <sub>KCY3</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			3200			ns
$\overline{\text{SCK}}$ high-/low-level width	t <sub>KH3'</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	t <sub>KCY3</sub> /2-50			ns
	t <sub>KL3</sub>		t <sub>KCY3</sub> /2-100			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}_{\infty}$ )	t <sub>SIK3</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	100			ns
			300			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}_{\infty}$ )	t <sub>KSI3</sub>		t <sub>KCY3</sub> /2			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	t <sub>KSO3</sub>	Note R=1kΩ, C=100pF	V <sub>DD</sub> =4.5 to 6.0 V	0	250	ns
				0	1000	ns
SB0, SB1↓ from $\overline{\text{SCK}}_{\infty}$	t <sub>KSB</sub>		t <sub>KCY3</sub>			ns
$\overline{\text{SCK}}\downarrow$ from SB0, SB1↓	t <sub>SBK</sub>		t <sub>KCY3</sub>			ns
SB0, SB1 high-level width	t <sub>SBH</sub>		t <sub>KCY3</sub>			ns
SB0, SB1 low-level width	t <sub>SBL</sub>		t <sub>KCY3</sub>			ns

**Note** R and C are the SB0 & SB1 output line load resistance and load capacitance.

(d) SBI mode ( $\overline{\text{SCK}}$  ... external clock input)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\overline{\text{SCK}}$ cycle time	t <sub>KCY4</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	800			ns
			3200			ns
$\overline{\text{SCK}}$ high-/low-level width	t <sub>KH4'</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	400			ns
	t <sub>KL4</sub>		1600			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}_{\infty}$ )	t <sub>SIK4</sub>	V <sub>DD</sub> = 4.5 to 6.0 V	100			ns
			300			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}_{\infty}$ )	t <sub>KSI4</sub>		t <sub>KCY4</sub> /2			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	t <sub>KSO4</sub>	Note R=1kΩ, C=100pF	V <sub>DD</sub> =4.5 to 6.0 V	0	300	ns
				0	1000	ns
SB0, SB1↓ from $\overline{\text{SCK}}_{\infty}$	t <sub>KSB</sub>		t <sub>KCY4</sub>			ns
$\overline{\text{SCK}}\downarrow$ from SB0, SB1↓	t <sub>SBK</sub>		t <sub>KCY4</sub>			ns
SB0, SB1 high-level width	t <sub>SBH</sub>		t <sub>KCY4</sub>			ns
SB0, SB1 low-level width	t <sub>SBL</sub>		t <sub>KCY4</sub>			ns
★ $\overline{\text{SCK}}$ rise, fall time	t <sub>r4</sub> ,	When using external device expansion function			160	ns
	t <sub>f4</sub>	When not using external device expansion function			1000	ns

**Note** R and C are the SB0 & SB1 output line load resistance and load capacitance.



(e) 2-wire serial I/O mode ( $\overline{\text{SCK}}$  ... internal clock output)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
$\overline{\text{SCK}}$ cycle time	$t_{\text{KCY5}}$	R=1kΩ,C=100pF <sup>Note</sup>	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	1600			ns
				3200			ns
$\overline{\text{SCK}}$ high-level width	$t_{\text{KH5}}$		$V_{\text{DD}} = 2.7 \text{ to } 6.0 \text{ V}$	$t_{\text{KCY5}}/2-160$			ns
				$t_{\text{KCY5}}/2-190$			ns
$\overline{\text{SCK}}$ low-level width	$t_{\text{KL5}}$		$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	$t_{\text{KCY5}}/2-50$			ns
				$t_{\text{KCY5}}/2-100$			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}_{\infty}$ )	$t_{\text{SIK5}}$		$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	300			ns
			$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	350			ns
				400			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}_{\infty}$ )	$t_{\text{KSI5}}$			600			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	$t_{\text{KSO5}}$		0		300	ns	

**Note** R and C are the  $\overline{\text{SCK}}_0$ , SB0 & SB1 output line load resistance and load capacitance.

(f) 2-wire serial I/O mode ( $\overline{\text{SCK}}$  ... external clock input)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\overline{\text{SCK}}$ cycle time	$t_{\text{KCY6}}$	$V_{\text{DD}} = 2.7 \text{ to } 6.0 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high-level width	$t_{\text{KH6}}$	$V_{\text{DD}} = 2.7 \text{ to } 6.0 \text{ V}$	650			ns
			1300			ns
$\overline{\text{SCK}}$ low-level width	$t_{\text{KL6}}$	$V_{\text{DD}} = 2.7 \text{ to } 6.0 \text{ V}$	800			ns
			1600			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}_{\infty}$ )	$t_{\text{SIK6}}$		100			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}_{\infty}$ )	$t_{\text{KSI6}}$		$t_{\text{KCY6}}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	$t_{\text{KSO6}}$	R=1kΩ,C=100pF <sup>Note</sup>	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	0	300	ns
				0	500	ns
$\overline{\text{SCK}}$ rise, fall time	$t_{\text{r6}}$ ,	When using external device expansion function			160	ns
	$t_{\text{f6}}$	When not using external device expansion function			1000	ns

**Note** R and C are the SB0 & SB1 output line load resistance and load capacitance.

★

★

(g) Automatic transmission/reception function 3-wire serial I/O mode ( $\overline{\text{SCK}}$  ... internal clock output)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\overline{\text{SCK}}$ cycle time	$t_{\text{KCY7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high-/low-level width	$t_{\text{KH7}}$	$V_{\text{DD}} = 4.5 \text{ to } 6.0 \text{ V}$	$t_{\text{KCY7}}/2-50$			ns
	$t_{\text{KL7}}$		$t_{\text{KCY7}}/2-100$			ns
SI setup time (to $\overline{\text{SCK}}_{\infty}$ )	$t_{\text{SIK7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
			300			ns
SI hold time (from $\overline{\text{SCK}}_{\infty}$ )	$t_{\text{KSI7}}$		400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	$t_{\text{KSO7}}$	$C = 100 \text{ pF}$ <sup>Note</sup>			300	ns
$\text{STB}_{\infty}$ from $\overline{\text{SCK}}_{\infty}$	$t_{\text{SBD}}$		$t_{\text{KCY7}}/2-100$		$t_{\text{KCY7}}/2+100$	ns
Strobe signal high-level width	$t_{\text{SBW}}$	$V_{\text{DD}} = 2.7 \text{ to } 6.0 \text{ V}$	$t_{\text{KCY7}}-30$		$t_{\text{KCY7}}+30$	ns
			$t_{\text{KCY7}}-60$		$t_{\text{KCY7}}+60$	ns
Busy signal setup time (to busy signal detection timing)	$t_{\text{BYS}}$		100			ns
Busy signal hold time (from busy signal detection timing)	$t_{\text{BYH}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
			200			ns
$\overline{\text{SCK}}\downarrow$ from busy inactivation	$t_{\text{SPS}}$				$2t_{\text{KCY7}}$	ns

**Note** C is the SO output line load capacitance.

(h) Automatic transmission/reception function 3-wire serial I/O mode ( $\overline{\text{SCK}}$  ... external clock input)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\overline{\text{SCK}}$ cycle time	$t_{\text{KCY8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high-/low-level width	$t_{\text{KH8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 6.0 \text{ V}$	400			ns
	$t_{\text{KL8}}$	$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
			1600			ns
SI setup time (to $\overline{\text{SCK}}_{\infty}$ )	$t_{\text{SIK8}}$		100			ns
SI hold time (from $\overline{\text{SCK}}_{\infty}$ )	$t_{\text{KSI8}}$		400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	$t_{\text{KSO8}}$	$C = 100 \text{ pF}$ <sup>Note</sup>			300	ns
$\overline{\text{SCK}}$ rise, fall time	$t_{\text{r8}}$	When using external device expansion function			160	ns
	$t_{\text{f8}}$	When not using external device expansion function			1000	ns

★  
★

**Note** C is the SO output line load capacitance.

(i) UART mode (Dedicated baud rate generator output)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$			78125	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			39063	bps
					19531	bps

(j) UART mode (External clock input)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
ASCK cycle time	$t_{KCY9}$	$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	800			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	1600			ns
			3200			ns
ASCK high-/low-level width	$t_{KH9}$ , $t_{KL9}$	$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	400			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	800			ns
			1600			ns
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$			39063	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			19531	bps
					9766	bps
$\overline{\text{SCK}}$ rise, fall time	$t_{R9}$ , $t_{F9}$	$V_{DD} = 4.5\text{ to }6.0\text{ V}$ , when not using external device expansion function			160	ns
					1000	ns



★

★


**AC Timing Test Point (Excluding X1, XT1 Input)**



**Clock Timing**




**TI Timing**




Read/Write Operations


External fetch (no wait):




External fetch (wait insertion):



**External data access (no wait):**




**External data access (wait insertion):**




Serial Transfer Timing


3-wire serial I/O mode:




SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




**2-wire serial I/O mode:**



**Automatic transmission/reception function 3-wire serial I/O mode:**




**Automatic transmission/reception function 3-wire serial I/O mode (busy processing):**



**Note** The signal is not actually low here, but is represented in this way to show the timing.



UART mode (external Clock Input):



**A/D Converter Characteristics** ( $T_A = -40$  to  $+85$  °C,  $AV_{DD} = V_{DD} = 2.7$  to  $6.0$  V,  $AV_{SS} = V_{SS} = 0$  V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Resolution			8	8	8	bit
Total error <sup>Note</sup>		$2.7\text{ V} \leq AV_{REF0} \leq AV_{DD}$			1.0	%
Conversion time	$t_{CONV}$		19.1		200	μs
Sampling time	$t_{SAMP}$		$12/f_{XX}$			μs
Analog input voltage	$V_{IAN}$		$AV_{SS}$		$AV_{REF0}$	V
Reference voltage	$AV_{REF0}$		2.7		$AV_{DD}$	V
$AV_{REF0}$ - $AV_{SS}$ resistance	$R_{AIREF0}$		4			kΩ

**Note** Excluding quantization error ( $\pm 1/2$  LSB). Shown as a percentage of the full scale value.

- Remarks**
1.  $f_{XX}$  : Main system clock frequency ( $f_x$  or  $f_x/2$ )
  2.  $f_x$  : Main system clock oscillator frequency

**D/A Converter Characteristics** ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.0$  to  $6.0$  V,  $AV_{SS} = V_{SS} = 0$  V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Resolution					8	bit
Total error		$R = 2\text{ M}\Omega$ <sup>Note1</sup>			1.2	%
		$R = 4\text{ M}\Omega$ <sup>Note1</sup>			0.8	%
		$R = 10\text{ M}\Omega$ <sup>Note1</sup>			0.6	%
Settling time	$C = 30\text{ pF}$ <sup>Note1</sup>	$4.5\text{ V} \leq AV_{REF1} \leq 6.0\text{ V}$			10	μs
		$2.7\text{ V} \leq AV_{REF1} < 4.5\text{ V}$			15	μs
		$2.0\text{ V} \leq AV_{REF1} < 2.7\text{ V}$			20	μs
Output resistor	$R_{O0}$	DACS0 = 55H		10		kΩ
	$R_{O1}$	DACS1 = 55H		10		kΩ
Analog reference voltage	$AV_{REF1}$		2.0		$V_{DD}$	V
$AV_{REF1}$ current	$AI_{REF1}$	<b>Note2</b>			1.5	mA

- Notes**
1. R and C are the D/A converter output pin load resistance and load capacitance.
  2. Value for one D/A converter channel.


**DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS** (T<sub>A</sub> = -40 to +85 °C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data retention supply voltage	V <sub>DDDR</sub>		1.8		6.0	V
Data retention supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 1.8 V Subsystem clock stopped, feedback resistor disconnected		0.1	10	μA
Release signal setup time	t <sub>SREL</sub>		0			μs
Oscillation stabilization wait time	t <sub>WAIT</sub>	Release by $\overline{\text{RESET}}$		2 <sup>17</sup> /f <sub>x</sub>		ms
		Release by interrupt		Note		ms


**Note** 2<sup>12</sup>/f<sub>xx</sub>, or 2<sup>14</sup>/f<sub>xx</sub> through 2<sup>17</sup>/f<sub>xx</sub> can be selected by bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time selection register.

**Remark** f<sub>xx</sub> : Main system clock frequency (f<sub>x</sub> or f<sub>x</sub>/2)  
f<sub>x</sub> : Main system clock oscillator frequency


**Data Retention Timing (STOP mode release by  $\overline{\text{RESET}}$ )**




**Data Retention Timing (STOP mode release by standby release signal: interrupt signal)**



**Interrupt Input Timing**



**RESET Input Timing**



**PROM PROGRAMMING CHARACTERISTICS**

**DC Characteristics**

(1) **PROM Write Mode** ( $T_A = 25 \pm 5 \frac{1}{2}C$ ,  $V_{DD} = 6.5 \pm 0.25 V$ ,  $V_{PP} = 12.5 \pm 0.3 V$ )

PARAMETER	SYMBOL	SYMBOL <sup>Note</sup>	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage high	$V_{IH}$	$V_{IH}$		$0.7 V_{DD}$		$V_{DD}$	V
Input voltage low	$V_{IL}$	$V_{IL}$		0		$0.3 V_{DD}$	V
Output voltage high	$V_{OH}$	$V_{OH}$	$I_{OH} = -1 \text{ mA}$	$V_{DD} - 1.0$			V
Output voltage low	$V_{OL}$	$V_{OL}$	$I_{OL} = 1.6 \text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$I_{LI}$	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
$V_{PP}$ supply voltage	$V_{PP}$	$V_{PP}$		12.2	12.5	12.8	V
$V_{DD}$ supply voltage	$V_{DD}$	$V_{CC}$		6.25	6.5	6.75	V
$V_{PP}$ supply current	$I_{PP}$	$I_{PP}$	$\overline{PGM} = V_{IL}$			50	mA
$V_{DD}$ supply current	$I_{DD}$	$I_{CC}$				50	mA

(2) **PROM Read Mode** ( $T_A = 25 \pm 5 \frac{1}{2}C$ ,  $V_{DD} = 5.0 \pm 0.5 V$ ,  $V_{PP} = V_{DD} \pm 0.6 V$ )

PARAMETER	SYMBOL	SYMBOL <sup>Note</sup>	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage high	$V_{IH}$	$V_{IH}$		$0.7 V_{DD}$		$V_{DD}$	V
Input voltage low	$V_{IL}$	$V_{IL}$		0		$0.3 V_{DD}$	V
Output voltage high	$V_{OH1}$	$V_{OH1}$	$I_{OH} = -1 \text{ mA}$	$V_{DD} - 1.0$			V
	$V_{OH2}$	$V_{OH2}$	$I_{OH} = -100 \text{ μA}$	$V_{DD} - 0.5$			V
Output voltage low	$V_{OL}$	$V_{OL}$	$I_{OL} = 1.6 \text{ mA}$			0.4	V
Input leakage current	$I_{LI}$	$I_{LI}$	$0 \leq V_{IN} \leq V_{DD}$	-10		+10	μA
Output leakage current	$I_{LO}$	$I_{LO}$	$0 \leq V_{OUT} \leq V_{DD}$ , $\overline{OE} = V_{IH}$	-10		+10	μA
$V_{PP}$ supply voltage	$V_{PP}$	$V_{PP}$		$V_{DD} - 0.6$	$V_{DD}$	$V_{DD} + 0.6$	V
$V_{DD}$ supply voltage	$V_{DD}$	$V_{CC}$		4.5	5.0	5.5	V
$V_{PP}$ supply current	$I_{PP}$	$I_{PP}$	$V_{PP} = V_{DD}$			100	μA
$V_{DD}$ supply current	$I_{DD}$	$I_{CCA1}$	$\overline{CE} = V_{IL}$ , $V_{IN} = V_{IH}$			50	mA

**Note** Corresponding μPD27C1001A symbol.

AC Characteristics

(1) PROM Write Mode

(a) Page program mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ )

PARAMETER	SYMBOL	SYMBOL <sup>Note</sup>	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address setup time (to $\overline{OE}\downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{OE}$ setup time	t <sub>OES</sub>	t <sub>OES</sub>		2			μs
$\overline{CE}$ setup time (to $\overline{OE}\downarrow$ )	t <sub>CES</sub>	t <sub>CES</sub>		2			μs
Input data setup time (to $\overline{OE}\downarrow$ )	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time (from $\overline{OE}\infty$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
	t <sub>AHL</sub>	t <sub>AHL</sub>		2			μs
	t <sub>AHV</sub>	t <sub>AHV</sub>		0			μs
Input data hold time (from $\overline{OE}\infty$ )	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
Data output float delay time from $\overline{OE}\infty$	t <sub>DF</sub>	t <sub>DF</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{OE}\downarrow$ )	t <sub>VPS</sub>	t <sub>VPS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{OE}\downarrow$ )	t <sub>VDS</sub>	t <sub>VCS</sub>		1.0			ms
Program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.095	0.1	0.105	ms
Valid data delay time from $\overline{OE}\downarrow$	t <sub>OE</sub>	t <sub>OE</sub>				1	μs
$\overline{OE}$ pulse width during data latching	t <sub>LW</sub>	t <sub>LW</sub>		1			μs
$\overline{PGM}$ setup time	t <sub>PGMS</sub>	t <sub>PGMS</sub>		2			μs
$\overline{CE}$ hold time	t <sub>CEH</sub>	t <sub>CEH</sub>		2			μs
$\overline{OE}$ hold time	t <sub>OEH</sub>	t <sub>OEH</sub>		2			μs

(b) Byte program mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ )

PARAMETER	SYMBOL	SYMBOL <sup>Note</sup>	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Address setup time (to $\overline{PGM}\downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{OE}$ setup time	t <sub>OES</sub>	t <sub>OES</sub>		2			μs
$\overline{CE}$ setup time (to $\overline{PGM}\downarrow$ )	t <sub>CES</sub>	t <sub>CES</sub>		2			μs
Input data setup time (to $\overline{PGM}\downarrow$ )	t <sub>DS</sub>	t <sub>DS</sub>		2			μs
Address hold time (from $\overline{OE}\infty$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
Input data hold time (from $\overline{PGM}\infty$ )	t <sub>DH</sub>	t <sub>DH</sub>		2			μs
Data output float delay time from $\overline{OE}\infty$	t <sub>DF</sub>	t <sub>DF</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{PGM}\downarrow$ )	t <sub>VPS</sub>	t <sub>VPS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{PGM}\downarrow$ )	t <sub>VDS</sub>	t <sub>VCS</sub>		1.0			ms
Program pulse width	t <sub>PW</sub>	t <sub>PW</sub>		0.095	0.1	0.105	ms
Valid data delay time from $\overline{OE}\downarrow$	t <sub>OE</sub>	t <sub>OE</sub>				1	μs
$\overline{OE}$ hold time	t <sub>OEH</sub>	—		2			μs

Note Corresponding μPD27C1001A symbol

(2) **PROM Read Mode** ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5 \text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6 \text{ V}$ )


PARAMETER	SYMBOL	SYMBOL <sup>Note</sup>	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Data output delay time from address	t <sub>ACC</sub>	t <sub>ACC</sub>	$\overline{CE} = \overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{CE}\downarrow$	t <sub>CE</sub>	t <sub>CE</sub>	$\overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{OE}\downarrow$	t <sub>OE</sub>	t <sub>OE</sub>	$\overline{CE} = V_{IL}$			200	ns
Data output float delay time from $\overline{OE}\infty$	t <sub>DF</sub>	t <sub>DF</sub>	$\overline{CE} = V_{IL}$	0		60	ns
Data hold time from address	t <sub>OH</sub>	t <sub>OH</sub>	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

**Note** Corresponding μPD27C1001A symbol

(3) **PROM Programming Mode Setting** ( $T_A = 25 \text{ }^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$ )


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	t <sub>SMA</sub>		10			μs

**PROM Write Mode Timing (page program mode)**






**PROM Write Mode Timing (byte program mode)**




- Cautions**
1. V<sub>DD</sub> should be applied before V<sub>PP</sub>, and cut after V<sub>PP</sub>.
  2. V<sub>PP</sub> should not exceed +13.5 V including overshoot.
  3. Disconnection during application of ±12.5V to V<sub>PP</sub> may have an adverse effect on reliability.

**PROM Read Mode Timing**



- Notes**
1. If you want to read within the  $t_{ACC}$  range, make the  $\overline{OE}$  input delay time from the fall of  $\overline{CE}$  a maximum of  $t_{ACC} - t_{OE}$ .
  2.  $t_{DF}$  is the time from when either  $\overline{OE}$  or  $\overline{CE}$  first reaches V<sub>IH</sub>.


PROM Programming Mode Setting Timing




9. CHARACTERISTIC CURVES (REFERENCE VALUES)



I<sub>DD</sub> vs V<sub>DD</sub> (f<sub>x</sub> = 5.0 MHz, f<sub>xx</sub> = 2.5 MHz)




$I_{DD}$  vs  $V_{DD}$  ( $f_x = f_{XX} = 5.0$  MHz)



10. PACKAGE DRAWINGS

80 PIN PLASTIC QFP (□14)





**NOTE**

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

S80GC-65-3B9-3

ITEM	MILLIMETERS	INCHES
A	17.2±0.4	0.677±0.016
B	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.2±0.4	0.677±0.016
F	0.8	0.031
G	0.8	0.031
H	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.10	0.004
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

80 PIN PLASTIC TQFP (FINE PITCH) (□12)




NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
B	12.0±0.2	0.472 <sup>+0.009</sup> <sub>-0.008</sub>
C	12.0±0.2	0.472 <sup>+0.009</sup> <sub>-0.008</sub>
D	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
F	1.25	0.049
G	1.25	0.049
H	0.22 <sup>+0.055</sup> <sub>-0.04</sub>	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
L	0.5±0.2	0.020 <sup>+0.008</sup> <sub>-0.009</sub>
M	0.145 <sup>+0.055</sup> <sub>-0.045</sub>	0.006±0.002
N	0.10	0.004
P	1.05	0.041
Q	0.05±0.05	0.002±0.002
R	5°±5°	5°±5°
S	1.27 MAX.	0.050 MAX.

P80GK-50-BE9-4

80 PIN CERAMIC WQFN



**NOTE**

Each lead centerline is located within 0.06 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

X80KW-65A-1

ITEM	MILLIMETERS	INCHES
A	14.0±0.2	0.551±0.008
B	13.6	0.535
C	13.6	0.535
D	14.0±0.2	0.551±0.008
F	1.84	0.072
G	3.6 MAX.	0.142 MAX.
H	0.45±0.10	0.018 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.06	0.003
J	0.65 (T.P.)	0.024 (T.P.)
K	1.0±0.15	0.039 <sup>-0.007</sup> <sub>-0.006</sub>
Q	C 0.3	C 0.012
R	0.825	0.032
S	0.825	0.032
T	R 2.0	R 0.079
U	9.0	0.354
U1	2.1	0.083
W	0.75±0.15	0.030 <sup>-0.006</sup> <sub>-0.007</sub>
Z	0.10	0.004

**11. RECOMMENDED SOLDERING CONDITIONS**

These products should be soldered and mounted under the conditions recommended below.

For details of recommended soldering conditions, refer to the information document "**Semiconductor Device Mounting Technology Manual (IEI-1207)**".

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

**Table 11-1 Surface Mount Type Soldering Conditions**

**(1) μPD78P054GC-3B9 : 80-Pin Plastic QFP ( □14 mm)**

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (210°C or above) Number of times: Max. 2 <Cautions> (1) Wait for the device temperature to return to normal after the first reflow before starting the second reflow. (2) Do not perform flux cleaning with water after the first reflow.	IR35-00-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (200°C or above) Number of times: Max. 2 <Cautions> (1) Wait for the device temperature to return to normal after the first reflow before starting the second reflow. (2) Do not perform flux cleaning with water after the first reflow.	VP15-00-2
Wave soldering	Solder bath temperature: 260°C or less, Duration: 10 sec. max. Number of times: one Preparatory heating temperature: 120°C max. (package surface temperature) Time limit: 7 days <sup>Note</sup> (thereafter 20 hours 125°C prebaking required)	WS60-207-1
Pin part heating	Pin temperature: 300°C or less Duration: 3 sec. max. (per side of device)	—

**(2) μPD78P054GK-BE9 : 80-Pin Plastic TQFP (Fine Pitch) ( □12 mm)**

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (210°C or above) Number of times: Max. 2 Time limit: 7 days* (thereafter 10 hours 125°C prebaking required) <Cautions> (1) Wait for the device temperature to return to normal after the first reflow before starting the second reflow. (2) Do not perform flux cleaning with water after the first reflow.	IR35-107-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. max. (200°C or above) Number of times: Max. 2 Time limit: 7 days <sup>Note</sup> (thereafter 10 hours 125°C prebaking required) <Cautions> (1) Wait for the device temperature to return to normal after the first reflow before starting the second reflow. (2) Do not perform flux cleaning with water after the first reflow.	VP15-107-2
Pin part heating	Pin temperature: 300°C or less Duration: 3 sec. max. (per side of device)	—

**Note** For the storage period after dry-pack decapsulation, storage conditions are max. 25°C, 65% RH.

**Caution** Use of more than one soldering method should be avoided (except in the case of pin part heating).



**APPENDIX A. DEVELOPMENT TOOLS**



The following support tools are available for system development using the μPD78P054.

**Language Processing Software**

RA78K/0 <small>Note 1, 2, 3</small>	78K/0 series common assembler package
CC78K/0 <small>Note 1, 2, 3</small>	78K/0 series common C compiler package
DF78054 <small>Note 1, 2, 4</small>	μPD78054 subseries device file
CC78K/0-L <small>Note 1, 2, 3</small>	78K/0 series common C compiler library source file

**PROM Writing Tools**

PG-1500	PROM programmer
PA-78P054GC	Programmer adapter connected to a PG-1500
PA-78P054GK	
PA-78P054KK-T	
PG-1500 controller <small>Note 1, 2</small>	PG-1500 control program

**Debugging Tools**

IE-78000-R	78K/0 series common in-circuit emulator
IE-78000-R-BK	78K/0 series common break board
IE-78064-R-EM	Emulation board common to μPD78064 subseries
EP-78230GC-R	Emulation probe common to μPD78234 subseries
EP-78054GK-R	Emulation probe for μPD78054 subseries
EV-9200GC-80	Socket for mounting on user system board created for 80-pin plastic QFP use
EV-9500GK-80	Adapter for mounting on user system board created for 80-pin plastic TQFP use
EV-9900	Jig used to remove μPD78P054KK-T from EV-9200GC-80
SD78K/0 <small>Note 1, 2</small>	Screen debugger for IE-78000-R
DF78054 <small>Note 1, 2, 4, 5</small>	Device file for μPD78054 subseries
SM78K/0 <small>Note 4, 5, 6</small>	78K/0 series common system simulator

**Real-Time OS**

RX78K/0 <small>Note 1, 2, 3</small>	78K/0 series common real-time OS
MX78K/0 <small>Note 1, 2, 3, 4</small>	78K/0 series common OS

- Notes**
1. PC-9800 series (MS-DOS™) based
  2. IBM PC/AT™ (PC DOS™) based
  3. HP9000 series 300™, HP9000 series (HP-UX™) based, SPARCstation™ (Sun OS™) based, EWS-4800 series (EWS-UX/V) based
  4. Under development
  5. PC-9800 series (MS-DOS + Windows™) based
  6. IBM PC/AT (PC DOS + Windows) based

**Fuzzy Inference Development Support System**

FE9000 <small>Note 1</small> /FE9200 <small>Note 2</small>	Fuzzy knowledge data creation tool
FT9080 <small>Note 1</small> /FT9085 <small>Note 3</small>	Translator
FI78K0 <small>Note 1, 3</small>	Fuzzy inference module
FD78K0 <small>Note 1, 3</small>	Fuzzy inference debugger


- Notes**
1. PC-9800 series (MS-DOS) based
  2. IBM PC/AT (PC DOS + Windows) based
  3. IBM PC/AT (PC DOS) based

- Remark**
1. Please refer to the **78K/0 Series Selection Guide (IF-1185)** for information on third party development tools.
  2. RA78K/0, CC78K/0, SD78K/0 and SM 78K/0 are used in combination with DF78054.

CONVERSION SOCKET (EV-9200GC-80) PACKAGE INFORMATION AND RECOMMENDED BOARD MOUNTING PATTERN

Fig. A-1 EV-9200GC-80 Package Information (for Reference)

Based on EV-9200GC-80  
(1) Package drawing (in mm)




EV-9200GC-80-G0

ITEM	MILLIMETERS	INCHES
A	18.0	0.709
B	14.4	0.567
C	14.4	0.567
D	18.0	0.709
E	4-C 2.0	4-C 0.079
F	0.8	0.031
G	6.0	0.236
H	16.0	0.63
I	18.7	0.736
J	6.0	0.236
K	16.0	0.63
L	18.7	0.736
M	8.2	0.323
O	8.0	0.315
N	2.5	0.098
P	2.0	0.079
Q	0.35	0.014
R	φ2.3	φ0.091
S	φ1.5	φ0.059

Fig. A-2 Recommended EV-9200GC-80 Board Mounting Pattern (for Reference)

Based on EV-9200GC-80  
(2) Pad drawing (in mm)



EV-9200GC-80-P0

ITEM	MILLIMETERS	INCHES
A	19.7	0.776
B	15.0	0.591
C	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
D	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
E	15.0	0.591
F	19.7	0.776
G	$6.0 \pm 0.05$	$0.236^{+0.003}_{-0.002}$
H	$6.0 \pm 0.05$	$0.236^{+0.003}_{-0.002}$
I	$0.35 \pm 0.02$	$0.014^{+0.001}_{-0.001}$
J	$\phi 2.36 \pm 0.03$	$\phi 0.093^{+0.001}_{-0.002}$
K	$\phi 2.3$	$\phi 0.091$
L	$\phi 1.57 \pm 0.03$	$\phi 0.062^{+0.001}_{-0.002}$

**Caution** Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

APPENDIX B. RELATED DOCUMENTATION



Device Documentation

Title		Document No. (Japanese)	Document No. (English)
μPD78P054 Subseries User's Manual		IEU-824	IEU-1356
78K/0 Series User's Manual -Instruction		IEU-849	IEU-1372
78K/0 Series Application Note	Basic II	IEA-740	IEA-1299
	Floating-Point    Operation    Program	IEA-718	IEA-1289

Development Tool Documentation (User's Manual)

Title		Document No. (Japanese)	Document No. (English)
RA78 Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
PG-1500 PROM Programmer		EEU-651	EEU-1335
PG-1500 Controller		EEU-704	EEU-1291
IE-78000-R		EEU-810	EEU-1398
IE-78000-R-BK		EEU-867	EEU-1427
IE-78064-R-EM		EEU-905	EEU-1443
EP-78054GK-R		EEU-932	EEU-1468
SD78K/0 Screen Dcbugger	Basic	EEU-852	EEU-1414
	Reference	EEU-816	EEU-1413

**Caution** The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc

**Embedded Software Documents (User's Manual)**

Document Name	Document No. (Japanese)	Document No. (English)
Fuzzy Knowledge Data Creation Tool	EEU-829	EEU-1438
78K/0, 78K/II, 87AD Series Fuzzy, Inference Development Support System -Translator	EEU-862	EEU-1444

**Other Documentation**

Title	Document No. (Japanese)	Document No. (English)
Package Manual	IEI-635	IEI-1213
Semiconductor Device Mounting Technology Manual	IEI-616	IEI-1207
NEC Semiconductor Device Quality Standards	IEI-620	IEI-1209
Semiconductor Device Quality Assurance Guide	MEI-603	MEI-1202

**Caution** The contents of the above documents are subject to change without notice. Please ensure that the latest versions are used in design work, etc

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

The export of these products from Japan is regulated by the Japanese government. The export of some or all of these products may be prohibited without governmental license. To export or re-export some or all of these products from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

License not needed: μPD78P054KK-T

The customer must judge the need for license: μPD78P054GC-3B9, 78P054GK-BE9

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

“Standard”, “Special”, and “Specific”. The Specific quality grade applies only to devices developed based on a customer designated “quality assurance program” for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in “Standard” unless otherwise specified in NEC's Data Sheets or Data Books.

If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radioactive design is not implemented in this product.

M4 94.11

FIP is a registered trademark of NEC Corporation.

IEBus and QTOP are trademarks of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 series 300, HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.