

## 8-BIT SINGLE-CHIP MICROCOMPUTER

### DESCRIPTION

The μPD78P064 is a product of μPD78064 subseries in 78K/0 series, in which the on-chip mask ROM of the μPD78064 is replaced by one-time PROM or by EPROM.

As program write by user is possible, the μPD78P064 is best suited for evaluation, short-run and multiple-device production, and early rise upon system development.

**Functions are described in detail in the following User's Manuals, which should be read when carrying out design work.**

μPD78064 Subseries User's Manual: IEU-1364  
78K/0 Series User's Manual Instruction: IEU-1372

### FEATURES

- Pin compatible with mask ROM products (except the V<sub>PP</sub> pin)
- Internal PROM: 32K bytes<sup>Note</sup>
  - μPD78P064KL-T: reprogramming possible (most suitable to system evaluation)
  - μPD78P064GC, 78P064GF: 1-time programming possible (most suitable for low production)
- Internal high-speed RAM: 1024 bytes<sup>Note</sup>
- LCD display RAM: 40 × 4 bits
- Operable in the same range of supply voltage as mask ROM products (2.0 to 6.0 V)
- Corresponding to QTOP™ microcomputers

★

**Note** Internal PROM and internal high-speed RAM capacities can be changed by memory size switching register.

**Remark** QTOP Microcomputer is the general name for a total support as far as imprinting, screening, and verify after programming one-time PROM internal signal-chip microcomputer offered by NEC.

#### Differs from Mask ROM Products in Following Points

- The same memory mapping as mask ROM products is enabled by setting the memory size switching register.
- No LCD drive power supply split resistor is incorporated.

In this document, "PROM" is used in parts common to one-time PROM products and EPROM products.


**The information in this document is subject to change without notice.**

**ORDERING INFORMATION**

Part Number	Package	On-Chip ROM
μPD78P064GC-7EA	100-pin plastic QFP (fine pitch) (□ 14 mm)	One-Time PROM
μPD78P064GF-3BA	100-pin plastic QFP (14 × 20 mm)	One-Time PROM
μPD78P064KL-T <sup>Note</sup>	100-pin ceramic WQFN	EPROM

**Note** Under development

★ **78K/0 SERIES DEVELOPMENT**



## FUNCTION DESCRIPTION

Item	Function						
Internal memory	<ul style="list-style-type: none"> <li>• PROM : 32 K bytes<sup>Note 1</sup></li> <li>• RAM</li> <li style="padding-left: 20px;">Internal high-speed RAM : 1024 bytes<sup>Note 1</sup></li> <li style="padding-left: 20px;">LCD display RAM : 40 × 4 bits</li> </ul>						
General register	8 bits × 32 registers (8 bits × 8 registers × 4 banks)						
Instruction cycles	Instruction execution time variable function is built in.						
	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">When main system clock is selected</td> <td>0.4μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (when operating at 5.0 MHz)</td> </tr> <tr> <td>When subsystem clock is selected</td> <td>122 μs (when operating at 32.768 kHz)</td> </tr> </table>	When main system clock is selected	0.4μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (when operating at 5.0 MHz)	When subsystem clock is selected	122 μs (when operating at 32.768 kHz)		
When main system clock is selected	0.4μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (when operating at 5.0 MHz)						
When subsystem clock is selected	122 μs (when operating at 32.768 kHz)						
Instruction set	<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiplication/division (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulation (set, reset, test, boolean operation)</li> <li>• BCD correction, etc.</li> </ul>						
I/O ports [ Include segment signal output dual-function pin ]	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;"><u>Total</u></td> <td style="text-align: right;"><u>: 57</u></td> </tr> <tr> <td>• CMOS input</td> <td style="text-align: right;">: 2</td> </tr> <tr> <td>• CMOS input/output</td> <td style="text-align: right;">: 55</td> </tr> </table>	<u>Total</u>	<u>: 57</u>	• CMOS input	: 2	• CMOS input/output	: 55
<u>Total</u>	<u>: 57</u>						
• CMOS input	: 2						
• CMOS input/output	: 55						
A/D converter	<ul style="list-style-type: none"> <li>• 8-bit resolution × 8 ch</li> </ul>						
LCD controller/driver	<ul style="list-style-type: none"> <li>• Segment signal output : 40 max.</li> <li>• Common signal output : 4 max.</li> <li>• Bias : 1/2, 1/3, Bias switchable</li> </ul>						
Serial interface	<ul style="list-style-type: none"> <li>• 3-wire/SBI/2-wire mode selectable : 1 ch</li> <li>• 3-wire/UART mode selectable : 1 ch</li> </ul>						
Timer	<ul style="list-style-type: none"> <li>• 16-bit timer/event counter : 1 ch</li> <li>• 8-bit timer/event counter : 2 ch</li> <li>• Watch timer : 1 ch</li> <li>• Watchdog timer : 1 ch</li> </ul>						
Timer output	3 pins (14-bit PWM output enable 1 pin)						
Clock output	19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (when operating at main system clock 5.0 MHz), 32.768 kHz (when operating at subsystem clock 32.768 kHz)						
Buzzer output	1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (when operating at main system clock 5.0 MHz)						
Vectored interrupt	Maskable interrupt	Internal : 12, External : 6					
	Non-maskable interrupt	Internal : 1					
	Software interrupt	Internal : 1					
Test input	Internal : 1, External : 1						
Operating voltage range	V <sub>DD</sub> = 2.0 to 6.0 V						
Package	<ul style="list-style-type: none"> <li>• 100-pin plastic QFP (□14 mm)</li> <li>• 100-pin plastic QFP (14 × 20 mm)</li> <li>• 100-pin ceramic WQFN (14 × 20 mm)<sup>Note 2</sup></li> </ul>						


**Note 1.** Internal PROM/internal high-speed RAM capacity can be changed by memory size switching register.

**2.** Under development

**PIN CONFIGURATION (Top View)**

**(1) Normal operating mode**


**100-pin plastic QFP (fine pitch) (□14 mm)**



- ★ **Caution 1. Connect V<sub>PP</sub> pin directly to V<sub>SS</sub>.**
- 2. Connect AV<sub>DD</sub> pin to V<sub>DD</sub>.**
- 3. Connect AV<sub>SS</sub> pin to V<sub>SS</sub>.**

100-pin plastic QFP (14 × 20 mm)

100-pin ceramic WQFN



**Note** Under development


- Caution 1.** Connect **V<sub>PP</sub>** pin directly to **V<sub>SS</sub>**.  
**2.** Connect **AV<sub>DD</sub>** pin to **V<sub>DD</sub>**.  
**3.** Connect **AV<sub>SS</sub>** pin to **V<sub>SS</sub>**.



P00 to P05, P07	: Port 0	S0 to S39	: Segment Output
P10 to P17	: Port 1	COM0 to COM3	: Common Output
P25 to P27	: Port 2	V <sub>LC0</sub> to V <sub>LC2</sub>	: LCD Power Supply
P30 to P37	: Port 3	BIAS	: LCD Power Supply Bias Control
P70 to P72	: Port 7	X1, X2	: Crystal (Main System Clock)
P80 to P87	: Port 8	XT1, XT2	: Crystal (Subsystem Clock)
P90 to P97	: Port 9	$\overline{\text{RESET}}$	: Reset
P100 to P103	: Port 10	ANI0 to ANI7	: Analog Input
P110 to P117	: Port 11	AV <sub>DD</sub>	: Analog Power Supply
INTP0 to INTP5	: Interrupt From Peripherals	AV <sub>SS</sub>	: Analog Ground
TI00, TI01	: Timer Input	AV <sub>REF</sub>	: Analog Reference Voltage
TI1, TI2	: Timer Input	V <sub>DD</sub>	: Power Supply
TO0 to TO2	: Timer Output	V <sub>PP</sub>	: Programming Power Supply
SB0, SB1	: Serial Bus	V <sub>SS</sub>	: Ground
SI0, SI2	: Serial Input		
SO0, SO2	: Serial Output		
$\overline{\text{SCK0}}$ , $\overline{\text{SCK2}}$	: Serial Clock		
RxD	: Receive Data		
TxD	: Transmit Data		
ASCK	: Asynchronous Serial Clock		
PCL	: Programmable Clock		
BUZ	: Buzzer Clock		

(2) PROM programming mode


100-pin plastic QFP (fine pitch) (□14 mm)



- Caution**
1. (L) : Individually connect to Vss via a pull-down resistor.
  2. Vss : Connect to GND.
  3. RESET : Set to low level.
  4. Open : No connection

100-pin plastic QFP (14 × 20 mm)

100-pin ceramic WQFN




**Note** Under development

- Caution**
1. (L) : Individually connect to V<sub>SS</sub> via a pull-down resistor.
  2. V<sub>SS</sub> : Connect to GND.
  3. RESET : Set to low level.
  4. Open : No connection

A0 to A16	: Address Bus	RESET	: Reset
D0 to D7	: Data Bus	V <sub>DD</sub>	: Power Supply
CE	: Chip Enable	V <sub>PP</sub>	: Programming Power Supply
OE	: Output Enable	V <sub>SS</sub>	: Ground
PGM	: Program		



BLOCK DIAGRAM



**CONTENTS**

**1. DIFFERENCES BETWEEN μPD78P064 AND MASK ROM PRODUCTS ..... 11**

**2. PIN FUNCTION TABLE ..... 12**

**2.1 PINS IN NORMAL OPERATING MODE ..... 12**

**2.2 PINS IN PROM PROGRAMMING MODE ..... 15**

**2.3 PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS ..... 16**

**3. MEMORY SIZE SWITCHING REGISTER (IMS) ..... 20**

**4. PROM PROGRAMMING ..... 21**

**4.1 OPERATING MODES ..... 21**

**4.2 PROM WRITE PROCEDURE ..... 23**

**4.3 PROM READ PROCEDURE ..... 27**

**5. ERASURE METHOD (μPD78P064KL-T ONLY) ..... 28**

**6. ERASURE WINDOW SEAL (μPD78P064KL-T ONLY) ..... 28**

**7. ONE-TIME PROM PRODUCTS SCREENING ..... 28**

**8. ELECTRICAL SPECIFICATIONS ..... 29**

**9. CHARACTERISTIC CURVES (REFERENCE VALUES) ..... 52**

**10. PACKAGE DRAWINGS ..... 53**

**11. RECOMMENDED SOLDERING CONDITIONS ..... 55**

**APPENDIX A. DEVELOPMENT TOOLS ..... 56**

**APPENDIX B. RELATED DOCUMENTS ..... 60**

**1. DIFFERENCES BETWEEN μPD78P064 AND MASK ROM PRODUCTS**

The μPD78P064 is a single-chip microcomputer with an on-chip one-time writable PROM or with an on-chip EPROM which has program write, erasure and rewrite capability.

It is possible to make all the functions exception PROM specification, and mask option of LCD drive power supply split resistor, to the same as those of mask ROM products by setting the memory size switching register.

Difference between the μPD78P064 and mask ROM products are shown is Table 1-1.

**Table 1-1 Differences between μPD78P064 and Mask ROM Products**

Item	μPD78P064	Mask ROM Products
IC pin	No	Yes
V <sub>PP</sub> pin	Yes	No
Mask option of LCD drive power supply split resistor	No	Yes

**Caution** For the μPD78P064, the internal PROM/internal high-speed RAM capacities can be set by the memory size switching register.

The internal PROM becomes to 32K bytes and the internal high-speed RAM becomes 1K bytes by the RESET input.

2. PIN FUNCTION TABLE

2.1 PINS IN NORMAL OPERATING MODE

(1) PORT PINS (1/2)

Pin Name	Input/Output	Function		After Reset	Dual-Function Pin
P00	Input	Port 0 7-bit input/output port	Input only	Input	INTP0/TI00
P01	Input/output		Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.	Input	INTP1/TI01
P02					INTP2
P03					INTP3
P04					INTP4
P05					INTP5
P07 <sup>Note 1</sup>	Input		Input only	Input	XT1
P10 to P17	Input/output	Port 1 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software. <sup>Note 2</sup>		Input	ANI0 to ANI7
P25	Input/output	Port 2 3-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.	Input	SI0/SB0	
P26				SO0/SB1	
P27				SCK0	
P30	Input/output	Port 3 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.	Input	TO0	
P31				TO1	
P32				TO2	
P33				TI1	
P34				TI2	
P35				PCL	
P36				BUZ	
P37				—	
P70	Input/output	Port 7 3-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software.	Input	SI2/RxD	
P71				SO2/TxD	
P72				SCK2/ASCK	

- Note 1.** When P07/XT1 pins are used as the input ports, set processor clock control register bit 6 to 1. (Do not use the on-chip feedback resistor of the subsystem clock oscillation circuit.)
- Note 2.** When P10/ANI0 to P17/ANI7 pins are used as the analog inputs for A/D converter, set port 1 to input mode. The pull-up resistor is automatically disabled.

(1) PORT PINS (2/2)

Pin Name	Input/Output	Function	After Reset	Dual-Function Pin
P80 to P87	Input/output	Port 8 8-bit input/output port Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software. Input/output port/segment signal output function specifiable as 2-bit unit by LCD control register.	Input	S39 to S32
P90 to P97	Input/output	Port 9 8-bit input/output port. Input/output is specifiable bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software. Input/output port/segment signal output function specifiable as 2-bit unit by LCD control register.	Input	S31 to S24
P100 to P103	Input/output	Port 10 4-bit input/output port Input/output is specifiable in bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software. It is possible to directly drive LED.	Input	—
P110 to P117	Input/output	Port 11 8-bit input/output port Input/output is specifiable in bit-wise. When used as the input port, it is possible to connect a pull-up resistor by software. Falling edge detection possible.	Input	—

(2) PINS OTHER THAN PORT PINS (1/2)

Pin Name	Input/Output	Function	After Reset	Dual-Function Pin
INTP0	Input	External interrupt input with specifiable Valid edges (rising edge, falling edge, and both rising and falling edges).	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
SI0	Input	Serial data input of the serial interface	Input	P25/SB0
SI2				P70/RxD
SO0	Output	Serial data output of the serial interface	Input	P26/SBI
SO2				P71/TxD
SB0	Input/output	Serial data input/output of the serial interface	Input	P25/SI0
SB1				P26/SO0
$\overline{\text{SCK0}}$	Input/output	Serial clock input/output of the serial interface	Input	P27
$\overline{\text{SCK2}}$				P72/ASCK
RxD	Input	Serial data input for asynchronous serial interface	Input	P70/SI2
TxD	Output	Serial data output for asynchronous serial interface	Input	P71/SO2
ASCK	Input	Serial clock input for asynchronous serial interface	Input	P72/ $\overline{\text{SCK2}}$
TI00	Input	External count clock input to the 16-bit timer (TM0).	Input	P00/INTP0
TI01		Capture trigger signal input to the capture register (CR00).		P01/INTP1
TI1		External count clock input to the 8-bit timer (TM1).		P33
TI2		External count clock input to the 8-bit timer (TM2).		P34
TO0	Output	16-bit timer output (dual-function as 14-bit PWM output)	Input	P30
TO1		8-bit timer output		P31
TO2				P32
PCL	Output	Clock output (for trimming main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
S0 to S23	Output	LCD controller/driver segment signal output	Output	—
S24 to S31			Input	P97-P90
S32 to S39				P87-P80
COM0 to COM3	Output	LCD controller/driver common signal output	Output	—
V <sub>LC0</sub> to V <sub>LC2</sub>	—	LCD drive voltage	—	—
BIAS	—	LCD drive power supply	—	—

(2) PINS OTHER THAN PORT PINS (2/2)

Pin Name	Input/Output	Function	After Reset	Dual-Function Pin
ANI0 to ANI7	Input	Analog input of A/D converter	Input	P10 to P17
AV <sub>REF</sub>	Input	Reference voltage input of A/D converter	—	—
AV <sub>DD</sub>	—	Analog power supply of A/D converter	—	—
AV <sub>SS</sub>	—	Ground potential of A/D converter	—	—
$\overline{\text{RESET}}$	Input	System reset input	—	—
X1	Input	Main system clock oscillation crystal connection	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection	Input	P07
XT2	—		—	—
V <sub>DD</sub>	—	Positive power supply	—	—
V <sub>PP</sub>	—	High-voltage applied during program write/verification Connected directly to V <sub>SS</sub> in normal operating mode	—	—
V <sub>SS</sub>	—	Ground potential	—	—

★

2.2 PINS IN PROM PROGRAMMING MODE

Pin Name	Input/Output	Function
$\overline{\text{RESET}}$	Input	PROM programming mode setting When +5 V or +12.5 V is applied to the V <sub>PP</sub> pin and a low level signal is applied to the $\overline{\text{RESET}}$ pin, this chip is set in the PROM programming mode.
V <sub>PP</sub>	Input	PROM programming mode setting and high-voltage applied during program write/verification
A0 to A16	Input	Address bus
D0 to D7	Input/output	Data bus
$\overline{\text{CE}}$	Input	PROM enable input/program pulse input
$\overline{\text{OE}}$	Input	Read strobe input to PROM
$\overline{\text{PGM}}$	Input	Program/program inhibit input in PROM programming mode.
V <sub>DD</sub>	—	Positive power supply
V <sub>SS</sub>	—	Ground potential

**2.3 PIN INPUT/OUTPUT CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS**

Types of input/output circuits of the pins and recommended connection of unused pins are shown in Table 2-1. For the configuration of each type of input/output circuit, see Fig. 2-1.

**Table 2-1 Type of Input/Output Circuit of Each Pin (1/2)**

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection When not Used
P00/INTP0/TI00	2	Input	Connect to Vss.
P01/INTP1/TI01	8-A	Input/output	Input : Connect to Vss. Output : Leave open.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P07/XT1	16	Input	Connect to Vss.
P10/ANI0 to P17/ANI7	11	Input/output	Input : Connect to V <sub>DD</sub> or Vss. Output : Leave open.
P25/SI0/SB0	10-A	Input/output	Input : Connect to V <sub>DD</sub> or Vss. Output : Leave open.
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A	Input/output	Input : Connect to V <sub>DD</sub> or Vss. Output : Leave open.
P31/TO1			
P32/TO2			
P33/TI1	8-A	Input/output	Input : Connect to V <sub>DD</sub> or Vss. Output : Leave open.
P34/TI2			
P35/PCL	5-A	Input/output	Input : Connect to V <sub>DD</sub> or Vss. Output : Leave open.
P36/BUZ			
P37			
P70/SI2/RxD	8-A	Input/output	Input : Connect to V <sub>DD</sub> or Vss. Output : Leave open.
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		



Table 2-1 Type of Input/Output Circuit of Each Pin (2/2)

Pin Name	Input/Output Circuit Type	Input/Output	Recommended Connection When not Used
P80/S39 to P87/S32	17-A	Input/output	Input : Connect to V <sub>DD</sub> or V <sub>SS</sub> . Output : Leave open.
P90/S31 to P97/S24	17-A	Input/output	Input : Connect to V <sub>DD</sub> or V <sub>SS</sub> . Output : Leave open.
P100 to P103	5-A	Input/output	Input : Connect to V <sub>DD</sub> or V <sub>SS</sub> . Output : Leave open.
P110 to P117	5-D	Input/output	Input : Connect to V <sub>DD</sub> or V <sub>SS</sub> . Output : Leave open.
S0 to S23	17	Output	Leave open
COM0 to COM3	18		
V <sub>LC0</sub> to V <sub>LC2</sub>	—		
BIAS	—		
$\overline{\text{RESET}}$	2	Input	—
XT2	16	—	Leave open
AV <sub>REF</sub>	—		Connect to V <sub>SS</sub>
AV <sub>DD</sub>			Connect to V <sub>DD</sub>
AV <sub>SS</sub>			Connect to V <sub>SS</sub>
V <sub>PP</sub>			Connect directly to V <sub>SS</sub>

★

Fig. 2-1 List of Pin Input/Output Circuits (1/2)





Fig. 2-1 List of Pin Input/Output Circuits (2/2)



### 3. MEMORY SIZE SWITCHING REGISTER (IMS)

This is a register to disable use of part of internal memories by software. By setting this memory size switching register (IMS), it is possible to get the same memory mapping as that of mask ROM product having different internal memories (ROM, RAM).

The IMS is set up by the 8-bit memory manipulating instruction. C8H will result by the  $\overline{\text{RESET}}$  input.

**Fig. 3-1 Memory Size Switching Register Format**




Table 3-1 shows the set values of IMS which makes the memory map the same as that of the various mask ROM products.

**Table 3-1 Memory Size Switching Register Setting Values**

Target Mask ROM Product	IMS Setting Value
μPD78062	44H
μPD78063	C6H
μPD78064	C8H

#### 4. PROM PROGRAMMING

The μPD78P064 has an on-chip 32K-byte PROM as a program memory. For programming, set the PROM programming mode by the  $V_{PP}$  and  $\overline{RESET}$  pins. For processing unused pins, refer to “PIN CONFIGURATION (2) PROM programming mode.”

**Caution** When writing in a program, use locations 0000H-7FFFH. (Specify the last address as 7FFFH). You cannot write in using a PROM programmer that cannot specify the addresses to write. ★

##### 4.1 OPERATING MODES

When +5 V or +12.5 V is applied to the  $V_{PP}$  pin and a low level signal is applied to the  $\overline{RESET}$  pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 4-1 when the  $\overline{CE}$ ,  $\overline{OE}$  and  $\overline{PGM}$  pins are set as shown.

Further, when the read mode is set, it is possible to read the contents of the PROM.

**Table 4-1 Operating Modes of PROM Programming**

Pin Operating Mode	$\overline{RESET}$	$V_{PP}$	$V_{DD}$	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	D0 to D7
Page data latch	L	+12.5 V	+6.5 V	H	L	H	Data input
Page write				H	H	L	High-impedance
Byte write				L	H	L	Data input
Program verify				L	L	H	Data output
Program inhibit				×	H	H	High-impedance
				×	L	L	
Read	+5 V	+5 V	L	L	H	Data output	
Output disable			L	H	×	High-impedance	
Standby			H	×	×	High-impedance	

**Remark** × : L or H

**(1) Read mode**

Read mode is set if  $\overline{CE} = L$ ,  $\overline{OE} = L$  is set.

**(2) Output disable mode**

Data output becomes high-impedance, and is in the output disable mode, of  $\overline{OE} = H$  is set.

Therefore, it allows data to be read from any device by controlling the  $\overline{OE}$  pin, if multiple μPD78P064s are connected to the data bus.

**(3) Standby mode**

Standby mode is set if  $\overline{CE} = H$  is set.

In this mode, data outputs become high-impedance irrespective of the  $\overline{OE}$  status.

**(4) Page data latch mode**

Page data latch mode is set if  $\overline{CE} = H$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set at the beginning of page write mode.

In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

**(5) Page write mode**

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1 ms program pulse (active low) to the  $\overline{PGM}$  pin with  $\overline{CE} = H$ ,  $\overline{OE} = H$ . Then, program verification can be performed, if  $\overline{CE} = L$ ,  $\overline{OE} = L$  are set.

If programming is not performed by a one-time program pulse,  $X$  ( $X \leq 10$ ) write and verification operations should be executed repeatedly.

**(6) Byte write mode**

Byte write is executed when a 0.1 ms program pulse (active low) is applied to the  $\overline{PGM}$  pin with  $\overline{CE} = L$ ,  $\overline{OE} = H$ . Then, program verification can be performed if  $\overline{OE} = L$  is set.

If programming is not performed by a one-time program pulse,  $X$  ( $X \leq 10$ ) write and verification operations should be executed repeatedly.

**(7) Program verify mode**

Program verify mode is set if  $\overline{CE} = L$ ,  $\overline{PGM} = H$ ,  $\overline{OE} = L$  are set. In this mode, check if a write operation is performed correctly, after the write.


**(8) Program inhibit mode**

Program inhibit mode is used when the  $\overline{OE}$  pin,  $V_{PP}$  pin and D0 to D7 pins of multiple μPD78P064s are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the  $\overline{PGM}$  pin driven high.

4.2 PROM WRITE PROCEDURE

Fig. 4-1 Page Program Mode Flow Chart



- Remark**
1. G = Start address
  2. N = Program last address

Fig. 4-2 Page Program Mode Timing








Fig. 4-3 Byte Program Mode Flow Chart



- Remark**
1. G = Start address
  2. N = Program last address

Fig. 4-4 Byte Program Mode Timing



- Caution**
1. V<sub>DD</sub> should be applied before V<sub>PP</sub> and cut after V<sub>PP</sub>.
  2. V<sub>PP</sub> must not exceed +13.5 V including overshoot.
  3. Reliability may be adversely affected if removal/reinsertion is performed while +12.5 V is being applied to V<sub>PP</sub>.


**4.3 PROM READ PROCEDURE**

The contents of PROM are readable to the external data bus (D0 to D7) according to the read procedure shown below.

- (1) Fix the  $\overline{\text{RESET}}$  pin at low level, supply +5 V to the  $V_{PP}$  pin, and process all other unused pins as shown in "PIN CONFIGURATION (2) PROM programming mode".
- (2) Supply +5 V to the  $V_{DD}$  and  $V_{PP}$  pins.
- (3) Input address of read data into the A0 to A16 pins.
- (4) Read mode
- (5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Fig. 4-5.

**Fig. 4-5 PROM Read Timings**



**5. ERASURE METHOD (μPD78P064KL-T ONLY)**

The μPD78P064KL-T is capable of erasing (FFH) the contents of data written in a program memory and rewriting.

When erasing the contents of data, irradiate light having a wavelength of less than about 400 nm to the erasing window. Normally, irradiate ultraviolet rays of 254 nm wavelength. Volume of irradiation required to completely erase the contents of data is as follows:

- UV intensity × erasing time : 15 W•s/cm<sup>2</sup> or more
- Erasing time : 15 to 20 min. (When a UV lamp of 12,000 μW/cm<sup>2</sup> is used. However, a longer time may be needed because of deterioration in performance of the UV lamp, contamination of the erasing window, etc.)

When erasing the contents of data, set up the UV lamp within 2.5 cm from the erasing window. Further, if a filter is provided for a UV lamp, irradiate the ultraviolet rays after removing the filter.

**6. ERASURE WINDOW SEAL (μPD78P064KL-T ONLY)**

To protect from miserasure by rays other than that of the lamp for erasing EPROM contents, or to protect internal circuit other than EPROM from misoperating by rays, stick a protection seal on the erasure window when EPROM contents erasure is not performed.

**7. ONE-TIME PROM PRODUCTS SCREENING**

The one-time PROM product (μPD78P064GC-7EA, μPD78P064GF- 3BA) can not be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the condition below.

Storage Temperature	Storage Time
125 °C	24 hours

★ At present, a fee is charged by NEC for one-time PROM after-programming imprinting, screening, and verify service for the QTOP Microcomputer. For details, contact your sales representative.

8. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C)

Parameter	Symbol	Test Conditions		Rating	Unit
Supply voltage	V <sub>DD</sub>			-0.3 to +7.0	V
	V <sub>PP</sub>			-0.3 to +13.5	V
	AV <sub>DD</sub>			-0.3 to V <sub>DD</sub> +0.3	V
	AV <sub>REF</sub>			-0.3 to V <sub>DD</sub> +0.3	V
	AV <sub>SS</sub>			-0.3 to +0.3	V
Input voltage	V <sub>I</sub>	P01 to P05, P07, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117		-0.3 to V <sub>DD</sub> +0.3	V
	V <sub>I2</sub>	A9 (PROM programming mode)		-0.3 to +13.5	V
Output voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> +0.3	V
Analog input voltage	V <sub>AN</sub>	P10 to P17	Analog input pin	AV <sub>SS</sub> -0.3 to AV <sub>REF</sub> +0.3	V
Output current high	I <sub>OH</sub>	1 pin		-10	mA
		Total for P00 to P05, P07, P10 to P17, P100, P101 & P110 to P117		-15	mA
		Total for P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P102 & P103		-15	mA
Output current low	I <sub>OL</sub> Note	1 pin	Peak value	30	mA
			R.m.s. value	15	mA
		Total for P00 to P05, P10 to P17, P100, P101 & P110 to P117	Peak value	100	mA
			R.m.s. value	70	mA
		Total for P30 to P37, P102 & P103	Peak value	100	mA
			R.m.s. value	70	mA
		Total for P25 to P27, P70 to P77, P80 to P87 & P90 to P97	Peak value	50	mA
			R.m.s. value	20	mA
Operating ambient temperature	T <sub>A</sub>			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

**Note** The r.m.s. value should be calculated as follows: [R.m.s. value] = [Peak value] × "Duty"

**Caution** The product quality may be damaged even if a value of only one of the above parameters exceeds the absolute maximum rating or any value exceeds the absolute maximum rating for an instant. That is, the absolute maximum rating is a rating value which may cause a product to be damaged physically. The absolute maximum rating values must therefore be observed in using the product.

**CAPACITANCE (T<sub>A</sub> = 25 °C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz unmeasured pins returned to 0 V.			15	pF
Output capacitance	C <sub>OUT</sub>				15	pF
I/O capacitance	C <sub>IO</sub>				15	pF

**Remark** Unless specified otherwise, the characteristics of dual-function pins are the same as the those of port pins.

**MAIN SYSTEM CLOCK OSCILLATION CIRCUIT CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)**

Resonator	Recommended circuit	Parameter	Test conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillator frequency (f <sub>x</sub> ) <sup>Note 1</sup>	V <sub>DD</sub> = Oscillator voltage range	1		5	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After V <sub>DD</sub> reaches oscillator voltage range MIN.			4	ms
Crystal resonator		Oscillator frequency (f <sub>x</sub> ) <sup>Note 1</sup>		1		5	MHz
		Oscillation stabilization time <sup>Note 2</sup>	V <sub>DD</sub> = 4.5 to 6.0 V			10 30	ms
External clock		X1 input frequency (f <sub>x</sub> ) <sup>Note 1</sup>		1.0		5.0	MHz
		X1 input high/low level width (t <sub>xH</sub> , t <sub>xL</sub> )		85		500	ns

**Note 1.** Indicates only oscillation circuit characteristics. Refer to “AC Characteristics” for instruction execution time.

**2.** Time required to stabilize oscillation after reset or STOP mode release.

**Caution 1.** When using the main system clock oscillator, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
  - Wiring should not cross other signal lines.
  - Wiring should not be placed close to a varying high current.
  - The potential of the oscillator capacitor ground should be the same as V<sub>SS</sub>.
  - Do not ground it to the ground pattern in which a high current flows.
  - Do not fetch a signal from the oscillator.
- 2.** If the main system clock oscillation circuit is operated by the subsystem clock when the main system clock is stopped, reswitching to the main system clock should be performed after the stable oscillation time has been obtained by the program.

SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.0 to 6.0 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal		Oscillator frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>	V <sub>DD</sub> = 4.5 to 6.0 V		1.2	2	s
							10
External clock		XT1 input frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32		100	kHz
		XT1 input high-/low-level width (t <sub>XTH</sub> /t <sub>XTL</sub> )		5		15	μs

**Note 1.** Indicates only oscillation circuit characteristics. Refer to “AC Characteristics” for instruction execution time.

**2.** Time required to stabilize oscillation after V<sub>DD</sub> has reached the minimum oscillation voltage range.

**Caution 1.** When using the subsystem clock oscillator, wiring in the area enclosed with the broken line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
  - Wiring should not cross other signal lines.
  - Wiring should not be placed close to a varying high current.
  - The potential of the oscillator capacitor ground should be the same as V<sub>SS</sub>.
  - Do not ground it to the ground pattern in which a high current flows.
  - Do not fetch a signal from the oscillator.
- 2.** The subsystem clock oscillation circuit is designed as a low amplification circuit to provide low consumption current, causing misoperation to noise more frequently than the main system clock oscillation circuit. Special care should therefore be taken to wiring method when the subsystem clock is used.

**RECOMMENDED OSCILLATION CIRCUIT CONSTANT**

**MAIN SYSTEM CLOCK: CERAMIC RESONATOR (T<sub>A</sub> = -40 to +85 °C)**

Manufacturer	Product Name	Frequency (MHZ)	Recommended Circuit Constant		Oscillator Voltage Range		Remarks
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Murata Mfg. Co., Ltd.	CSA5.00MG	5.00	30	30	2.7	6.0	
	CST5.00MGW	5.00	Built-in	Built-in	2.7	6.0	
Matsushita Electronics Components Co., Ltd.	EF0GC5004A4	5.00	Built-in	Built-in	2.7	6.0	Lead type
	EF0EC5004A4	5.00	Built-in	Built-in	2.7	6.0	Round lead type
	EF0EN5004A4	5.00	33	33	2.7	6.0	Lead type
	EF0S5004B4	5.00	Built-in	Built-in	2.7	6.0	Chip type
Kyocera Corporation	KBR-5.0MSA	5.00	33	33	2.7	6.0	Lead type
	PBRC5.00A	5.00	33	33	2.7	6.0	Chip type
	KBR-5.0MKS	5.00	Built-in	Built-in	2.7	6.0	Lead type
	KBR-5.0MWS	5.00	Built-in	Built-in	2.7	6.0	Chip type



DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input voltage high	V <sub>IH1</sub>	P10 to P17, P30 to P32, P35 to P37, P80 to P87, P90 to P97, P100 to P103	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
				0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH2</sub>	P00 to P05, P25 to P27, P33, P34, P70 to P72, P110 to P117, $\overline{\text{RESET}}$	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
				0.85 V <sub>DD</sub>		V <sub>DD</sub>	V
	V <sub>IH3</sub>	X1, X2	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V	V <sub>DD</sub> -0.5		V <sub>DD</sub>	V
				V <sub>DD</sub> -0.2		V <sub>DD</sub>	V
	V <sub>IH4</sub>	XT1/P07, XT2	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V	0.8 V <sub>DD</sub>		V <sub>DD</sub>	V
			2.7 ≤ V <sub>DD</sub> < 4.5 V	0.9 V <sub>DD</sub>		V <sub>DD</sub>	V
2.0 ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>			0.9 V <sub>DD</sub>		V <sub>DD</sub>	V	
Input voltage low	V <sub>IL1</sub>	P10 to P17, P30 to P32, P35 to P37, P80 to P87, P90 to P97, P100 to P103	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.3 V <sub>DD</sub>	V
				0		0.2 V <sub>DD</sub>	V
	V <sub>IL2</sub>	P00 to P05, P25 to P27, P33, P34, P70 to P72, P110 to P117, $\overline{\text{RESET}}$	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.2 V <sub>DD</sub>	V
				0		0.15 V <sub>DD</sub>	V
	V <sub>IL3</sub>	X1, X2	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.4	V
				0		0.2	V
	V <sub>IL4</sub>	XT1/P07, XT2	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V	0		0.2 V <sub>DD</sub>	V
			2.7 ≤ V <sub>DD</sub> < 4.5 V	0		0.1 V <sub>DD</sub>	V
2.0 ≤ V <sub>DD</sub> < 2.7 V <sup>Note</sup>			0		0.1 V <sub>DD</sub>	V	
Output voltage high	V <sub>OH1</sub>	4.5 - V <sub>DD</sub> - 6.0 V, I <sub>OH</sub> = -1 mA		V <sub>DD</sub> -1.0		V <sub>DD</sub>	V
		I <sub>OH</sub> = -100 μA		V <sub>DD</sub> -0.5		V <sub>DD</sub>	V
Output voltage low	V <sub>OL1</sub>	P100 to P103	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V, I <sub>OL</sub> = 15 mA		0.4	2.0	V
		P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P110 to P117	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V, I <sub>OL</sub> = 1.6 mA			0.4	V
	V <sub>OL2</sub>	SB0, SB1, $\overline{\text{SCK0}}$	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V, open-drain, pulled high (R = 1 kΩ)			0.2 V <sub>DD</sub>	V
	V <sub>OL3</sub>	I <sub>OL</sub> = 400 μA				0.5	V

**Note** When used as P07, the inverse phase of P07 should be input to XT2 using an inverter.

**Remark** Unless specified otherwise, the characteristics of dual-function pins are the same as the those of port pins.

DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current high	I <sub>LH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117			3	μA
	I <sub>LH2</sub>		X1, X2, XT1/P07, XT2			20	μA
Input leakage current low	I <sub>LIL1</sub>	V <sub>IN</sub> = 0 V	P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117			-3	μA
	I <sub>LH2</sub>		X1, X2, XT1/P07, XT2			-20	μA
Output leakage current high	I <sub>LOH</sub>	V <sub>OUT</sub> = V <sub>DD</sub>				3	μA
Output leakage current low	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V				-3	μA
Software pull-up resistor	R <sub>2</sub>	V <sub>IN</sub> = 0 V, P01 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	15	40	90	kΩ
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	20		500	kΩ
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	5.00 MHz, Crystal oscillation (f <sub>xx</sub> = 2.5 MHz) <sup>Note 2</sup> operating mode	V <sub>DD</sub> = 5.0 V ± 10 % <sup>Note 5</sup>		5.0	15.0	mA
			V <sub>DD</sub> = 3.0 V ± 10 % <sup>Note 6</sup>		0.7	2.1	mA
			V <sub>DD</sub> = 2.2 V ± 10 % <sup>Note 6</sup>		0.4	1.2	mA
	I <sub>DD2</sub>	5.00 MHz, Crystal oscillation (f <sub>xx</sub> = 5.0 MHz) <sup>Note 3</sup> operating mode	V <sub>DD</sub> = 5.0 V ± 10 % <sup>Note 5</sup>		9.0	27.0	mA
			V <sub>DD</sub> = 3.0 V ± 10 % <sup>Note 6</sup>		1.0	3.0	mA
			V <sub>DD</sub> = 5.0 V ± 10 %		1.4	4.2	mA
	I <sub>DD3</sub>	5.00 MHz, Crystal oscillation (f <sub>xx</sub> = 2.5 MHz) <sup>Note 2</sup> HALT mode	V <sub>DD</sub> = 3.0 V ± 10 %		500	1500	μA
			V <sub>DD</sub> = 2.2 V ± 10 %		280	840	μA
			V <sub>DD</sub> = 5.0 V ± 10 %		1.6	4.8	mA
	I <sub>DD4</sub>	5.00 MHz, Crystal oscillation (f <sub>xx</sub> = 5.0 MHz) <sup>Note 3</sup> HALT mode	V <sub>DD</sub> = 3.0 V ± 10 %		650	1950	μA
			V <sub>DD</sub> = 5.0 V ± 10 %		135	270	μA
			V <sub>DD</sub> = 2.2 V ± 10 %		70	140	μA
I <sub>DD3</sub>	32,768 kHz, Crystal oscillation operating mode <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ± 10 %					
		V <sub>DD</sub> = 3.0 V ± 10 %		95	190	μA	
		V <sub>DD</sub> = 2.2 V ± 10 %		70	140	μA	
I <sub>DD4</sub>	32,768 kHz, Crystal oscillation HALT mode <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ± 10 %		25	55	μA	
		V <sub>DD</sub> = 3.0 V ± 10 %		5	15	μA	
		V <sub>DD</sub> = 2.2 V ± 10 %		2.5	12.5	μA	

- Note 1.** Not including on-chip pull-up resistors or LCD split resistors.  
**2.** Main system clock f<sub>xx</sub> = f<sub>x</sub>/2 operation (when oscillation mode selection register is set to 00H)  
**3.** Main system clock f<sub>xx</sub> = f<sub>x</sub> operation (when oscillation mode selection register is set to 01H)  
**4.** When the main system clock is stopped.  
**5.** High-speed mode operation (when processor clock control register is set to 00H)  
**6.** Low-speed mode operation (when processor clock control register is set to 04H)

**Remark** Unless specified otherwise, the characteristics of dual-function pins are the same as the those of port pins.

**DC CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Supply current <sup>Note</sup>	I <sub>DD5</sub>	XT1 = 0 V STOP mode When feedback resistor is connected	V <sub>DD</sub> = 5.0 V ± 10 %	1	30	μA
			V <sub>DD</sub> = 3.0 V ± 10 %	0.5	10	μA
			V <sub>DD</sub> = 2.2 V ± 10 %	0.3	10	μA
	I <sub>DD6</sub>	XT1 = 0 V STOP mode When feedback resistor is disconnected	V <sub>DD</sub> = 5.0 V ± 10 %	0.1	30	μA
			V <sub>DD</sub> = 3.0 V ± 10 %	0.05	10	μA
			V <sub>DD</sub> = 2.2 V ± 10 %	0.05	10	μA

**Note** Not including on-chip pull-up resistors or LCD split resistors.

**DC CHARACTERISTICS (T<sub>A</sub> = -10 to +85 °C)**

**(1) Static Display Mode (V<sub>DD</sub> = 2.0 to 6.0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V <sub>LCD</sub>		2.0		V <sub>DD</sub>	V
LCD split resistor	R <sub>LCD</sub>		60	100	150	kΩ
LCD output voltage deviation <sup>Note</sup> (common)	V <sub>ODC</sub>	I <sub>o</sub> = ±5 μA	0		±0.2	V
LCD output voltage deviation <sup>Note</sup> (segment)	V <sub>ODS</sub>	I <sub>o</sub> = ±1 μA				

$2.0\text{ V} \leq V_{\text{LCD}} \leq V_{\text{DD}}$   
 $V_{\text{LCD0}} = V_{\text{LCD}}$

**Note** The voltage deviation is the difference from the out voltage corresponding to the ideal value of the segment and common outputs (V<sub>LCDn</sub>; n = 0, 1, 2).

**(2) 1/3 Bias Method (V<sub>DD</sub> = 2.5 to 6.0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V <sub>LCD</sub>		2.5		V <sub>DD</sub>	V
LCD split resistor	R <sub>LCD</sub>		60	100	150	kΩ
LCD output voltage deviation <sup>Note</sup> (common)	V <sub>ODC</sub>	I <sub>o</sub> = ±5 μA	0		±0.2	V
LCD output voltage deviation <sup>Note</sup> (segment)	V <sub>ODS</sub>	I <sub>o</sub> = ±1 μA				

$2.5\text{ V} \leq V_{\text{LCD}} \leq V_{\text{DD}}$   
 $V_{\text{LCD0}} = V_{\text{LCD}}$   
 $V_{\text{LCD1}} = V_{\text{LCD}} \times \frac{2}{3}$   
 $V_{\text{LCD2}} = V_{\text{LCD}} \times \frac{1}{3}$

**Note** The voltage deviation is the difference from the out voltage corresponding to the ideal value of the segment and common outputs (V<sub>LCDn</sub>; n = 0, 1, 2).

**(3) 1/2 Bias Method (V<sub>DD</sub> = 2.7 to 6.0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V <sub>LCD</sub>		2.7		V <sub>DD</sub>	V
LCD split resistor	R <sub>LCD</sub>		60	100	150	kΩ
LCD output voltage deviation <sup>Note</sup> (common)	V <sub>ODC</sub>	I <sub>o</sub> = ±5 μA	0		±0.2	V
LCD output voltage deviation <sup>Note</sup> (segment)	V <sub>ODS</sub>	I <sub>o</sub> = ±1 μA				

$2.7\text{ V} \leq V_{\text{LCD}} \leq V_{\text{DD}}$   
 $V_{\text{LCD0}} = V_{\text{LCD}}$   
 $V_{\text{LCD1}} = V_{\text{LCD}} \times \frac{1}{2}$   
 $V_{\text{LCD2}} = V_{\text{LCD1}}$

**Note** The voltage deviation is the difference from the out voltage corresponding to the ideal value of the segment and common outputs (V<sub>LCDn</sub>; n = 0, 1, 2).


AC CHARACTERISTICS

(1) Basic Operation (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Cycle time (Min. instruction execution time)	T <sub>CY</sub>	Operating on main system clock (f <sub>XX</sub> = 2.5 MHz) <sup>Note 1</sup>	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V	0.8		64	μs
				2.2		64	μs
		Operating on main system clock (f <sub>XX</sub> = 5.0 MHz) <sup>Note 2</sup>	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V	0.4		32	μs
			2.7 ≤ V <sub>DD</sub> < 4.5 V	0.8		32	μs
		Operating on subsystem clock	40 <sup>Note 3</sup>	122	125	μs	
TI input frequency	f <sub>TI</sub>	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V		0	4	MHz	
				0	275	kHz	
TI input high/low-level width	t <sub>TIH</sub> , t <sub>TIL</sub>	4.5 ≤ V <sub>DD</sub> ≤ 6.0 V		100		ns	
				1.8		μs	
Interrupt input high/low-level width	t <sub>INTH</sub> , t <sub>INTL</sub>	INTP0		8/f <sub>sam</sub> <sup>Note 4</sup>		μs	
		INTP1 to INTP5, P110 to P117	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V	10		μs	
				20		μs	
RESET low level width	t <sub>RST</sub>	2.7 ≤ V <sub>DD</sub> ≤ 6.0 V		10		μs	
				20		μs	

- Note 1.** Main system clock f<sub>XX</sub> = f<sub>X</sub>/2 operation (when oscillation mode selection register is set to 00H)  
**Note 2.** Main system clock f<sub>XX</sub> = f<sub>X</sub> operation (when oscillation mode selection register is set to 01H)  
**Note 3.** This is the value when the external clock is used. The value is 114 μs (min.) when the crystal resonator is used.  
**Note 4.** In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register, selection of f<sub>sam</sub> is possible between f<sub>XX</sub>/2<sup>N+1</sup>, f<sub>XX</sub>/32, f<sub>XX</sub>/64 and f<sub>XX</sub>/128 (when N = 0 to 4).

T<sub>CY</sub> vs V<sub>DD</sub> (At main system clock f<sub>XX</sub> = f<sub>X</sub>/2 operation)



T<sub>CY</sub> vs V<sub>DD</sub> (At main system clock f<sub>XX</sub> = f<sub>X</sub> operation)



(2) Serial Interface (T<sub>A</sub> = -40 to +85 °C, V<sub>DD</sub> = 2.0 to 6.0 V)

(a) 3-wire serial I/O mode ( $\overline{\text{SCK}}$ ... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t <sub>KCY1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	t <sub>KCY1</sub> /2-50			ns
			t <sub>KCY1</sub> /2-150			ns
SI setup time (to $\overline{\text{SCK}}\downarrow$ )	t <sub>SIK1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
			300			ns
SI hold time (from $\overline{\text{SCK}}\downarrow$ )	t <sub>KSI1</sub>		400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	t <sub>KSO1</sub>	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the load capacitance of SO output line.

(b) 3-wire serial I/O mode ( $\overline{\text{SCK}}$ ... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t <sub>KCY2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	400			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
			1600			ns
SI setup time (to $\overline{\text{SCK}}\downarrow$ )	t <sub>SIK2</sub>		100			ns
SI hold time (from $\overline{\text{SCK}}\downarrow$ )	t <sub>KSI2</sub>		400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	t <sub>KSO2</sub>	C = 100 pF <sup>Note</sup>			300	ns
$\overline{\text{SCK}}$ rise, fall time	t <sub>r2</sub> , t <sub>f2</sub>				1000	ns

★

**Note** C is the load capacitance of SO output line.

(c) SBI mode ( $\overline{\text{SCK}}$ ...Internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t <sub>KCY3</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V		800			ns
				3200			ns
$\overline{\text{SCK}}$ high/low-level width	t <sub>KH3</sub> ,	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V		t <sub>KCY3</sub> /2-50			ns
	t <sub>KL3</sub>			t <sub>KCY3</sub> /2-150			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}\downarrow$ )	t <sub>SIK3</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V		100			ns
				300			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}\downarrow$ )	t <sub>KSI3</sub>			t <sub>KCY3</sub> /2			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	t <sub>KSO3</sub>	R = 1 kΩ , C = 100 pF <sup>Note</sup>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0		250	ns
				0		1000	ns
SB0, SB1 $\downarrow$ from $\overline{\text{SCK}}\downarrow$	t <sub>KSB</sub>			t <sub>KCY3</sub>			ns
$\overline{\text{SCK}}\downarrow$ from SB0, SB1 $\downarrow$	t <sub>SBK</sub>			t <sub>KCY3</sub>			ns
SB0, SB1 high-level width	t <sub>SBH</sub>			t <sub>KCY3</sub>			ns
SB0, SB1 low-level width	t <sub>SBL</sub>			t <sub>KCY3</sub>			ns

**Note** R and C are the load resistors and load capacitance of the SB0 and SB1 output line.

(d) SBI mode ( $\overline{\text{SCK}}$ ...External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t <sub>KCY4</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V		800			ns
				3200			ns
$\overline{\text{SCK}}$ high/low-level width	t <sub>KH4</sub> ,	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V		400			ns
	t <sub>KL4</sub>			1600			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}\downarrow$ )	t <sub>SIK4</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V		100			ns
				300			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}\downarrow$ )	t <sub>KSI4</sub>			t <sub>KCY4</sub> /2			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	t <sub>KSO4</sub>	R = 1 kΩ , C = 100 pF <sup>Note</sup>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0		300	ns
				0		1000	ns
SB0, SB1 $\downarrow$ from $\overline{\text{SCK}}\downarrow$	t <sub>KSB</sub>			t <sub>KCY4</sub>			ns
$\overline{\text{SCK}}\downarrow$ from SB0, SB1 $\downarrow$	t <sub>SBK</sub>			t <sub>KCY4</sub>			ns
SB0, SB1 high-level width	t <sub>SBH</sub>			t <sub>KCY4</sub>			ns
SB0, SB1 low-level width	t <sub>SBL</sub>			t <sub>KCY4</sub>			ns
★ $\overline{\text{SCK}}$ rise, fall time	t <sub>R4</sub> ,					1000	ns
	t <sub>F4</sub>						ns

**Note** R and C are the load resistors and load capacitance of the SB0 and SB1 output line.

(e) 2-wire serial I/O mode ( $\overline{\text{SCK}}$ ... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK}}$ cycle time	$t_{\text{KCY5}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	2.7 V ≤ V <sub>DD</sub> ≤ 6.0 V	1600			ns
				3200			ns
$\overline{\text{SCK}}$ high-level width	$t_{\text{KH5}}$		2.7 V ≤ V <sub>DD</sub> ≤ 6.0 V	$t_{\text{KCY5}}/2-160$			ns
				$t_{\text{KCY5}}/2-190$			ns
$\overline{\text{SCK}}$ low-level width	$t_{\text{KL5}}$		4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	$t_{\text{KCY5}}/2-50$			ns
				$t_{\text{KCY5}}/2-100$			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}\downarrow$ )	$t_{\text{SIK5}}$		4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	300			ns
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	350			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}\downarrow$ )	$t_{\text{KSI5}}$		400			ns	
			600			ns	
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	$t_{\text{KSO5}}$		0		300	ns	

**Note** R and C are the load resistors and load capacitance of the  $\overline{\text{SCK}}$ 0, SB0 and SB1 output line.

(f) 2-wire serial I/O mode ( $\overline{\text{SCK}}$ ... External clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	$t_{\text{KCY6}}$	2.7 V ≤ V <sub>DD</sub> ≤ 6.0 V	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high-level width	$t_{\text{KH6}}$	2.7 V ≤ V <sub>DD</sub> ≤ 6.0 V	650			ns
			1300			ns
$\overline{\text{SCK}}$ low-level width	$t_{\text{KL6}}$	2.7 V ≤ V <sub>DD</sub> ≤ 6.0 V	800			ns
			1600			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}\downarrow$ )	$t_{\text{SIK6}}$		100			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}\downarrow$ )	$t_{\text{KSI6}}$		$t_{\text{KCY6}}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	$t_{\text{KSO6}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	4.5 V ≤ V <sub>DD</sub> ≤ 6.0 V	0	300	ns
				0	500	ns
$\overline{\text{SCK}}$ rise, fall time					1000	ns

★

**Note** R and C are the load resistors and load capacitance of the SB0 and SB1 output line.

**(g) UART mode (Dedicated baud rate generator output)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$			78125	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			39063	bps
					19531	bps

**(h) UART mode (External clock input)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t <sub>KCY7</sub>	$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	800			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	1600			ns
			3200			ns
ASCK high/low-level width	t <sub>KH7</sub> , t <sub>KL7</sub>	$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	400			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	800			ns
			1600			ns
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$			39063	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			19531	bps
					9766	bps
★ $\overline{\text{SCK}}$ rise, fall time	t <sub>R7</sub> , t <sub>F7</sub>				1000	ns

**A/D Converter Characteristics (T<sub>A</sub> = -40 to +85 °C, AV<sub>DD</sub> = V<sub>DD</sub> = 4.5 to 5.5 V, AV<sub>SS</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error <sup>Note</sup>		$4.5\text{ V} \leq AV_{REF} \leq AV_{DD}$			1.0	%
Conversion time	t <sub>CONV</sub>		19.1		200	μs
Sampling time	t <sub>SAMP</sub>		12/f <sub>XX</sub>			μs
Analog input voltage	V <sub>IAN</sub>		AV <sub>SS</sub>		AV <sub>REF</sub>	V
Reference voltage	AV <sub>REF</sub>		2.0		AV <sub>DD</sub>	V
AV <sub>REF</sub> -AV <sub>SS</sub> resistance	R <sub>AIREF</sub>		4	14		kΩ
$\overline{\text{SCK}}$ rise, fall timer	t <sub>R7</sub> , t <sub>F7</sub>				1000	ns



**Note** Quantization error (±1/2 LSB) is not included. This is expressed in proportion to the full-scale value.




**AC Timing Test Point (Excluding X1, XT1 Input)**



**Clock Timing**




**TI Timing**




**Serial Transfer Timing**


**3-wire serial I/O mode:**




**SBI mode (bus release signal transfer):**




**SBI mode (command signal transfer):**



**2-wire serial I/O mode:**



**UART mode:**




**DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (T<sub>A</sub> = -40 to +85 °C)**


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V <sub>DDDR</sub>		1.8		6.0	V
Data retention power supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 1.8 V Subsystem clock stop and feed-back resistor disconnected		0.1	10	μA
Release signal set time	t <sub>SREL</sub>		0			μs
Oscillation stabilization wait time	t <sub>WAIT</sub>	Release by $\overline{\text{RESET}}$		2 <sup>17</sup> /f <sub>x</sub>		ms
		Release by interrupt		Note		ms

**Note** In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register, selection of 2<sup>12</sup>/f<sub>xx</sub> and 2<sup>14</sup>/f<sub>xx</sub> to 2<sup>17</sup>/f<sub>xx</sub> is possible.


**Data Retention Timing (STOP Mode Release by  $\overline{\text{RESET}}$ )**




**Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)**



**Interrupt Input Timing**



**$\overline{\text{RESET}}$  Input Timing**



**PROM PROGRAMMING CHARACTERISTICS**

**DC Characteristics**

**(1) PROM Write Mode ( $T_A = 25 \pm 5 \text{ fC}$ ,  $V_{DD} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ )**

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	V <sub>IH</sub>	V <sub>IH</sub>		0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
Input voltage low	V <sub>IL</sub>	V <sub>IL</sub>		0		0.3 V <sub>DD</sub>	V
Output voltage high	V <sub>OH</sub>	V <sub>OH</sub>	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 1.0			V
Output voltage low	V <sub>OL</sub>	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA			0.4	V
Input leakage current	I <sub>LI</sub>	I <sub>LI</sub>	0 ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-10		+10	μA
V <sub>PP</sub> supply voltage	V <sub>PP</sub>	V <sub>PP</sub>		12.2	12.5	12.8	V
V <sub>DD</sub> supply voltage	V <sub>DD</sub>	V <sub>CC</sub>		6.25	6.5	6.75	V
V <sub>PP</sub> supply current	I <sub>PP</sub>	I <sub>PP</sub>	PGM = V <sub>IL</sub>			50	mA
V <sub>DD</sub> supply current	I <sub>DD</sub>	I <sub>CC</sub>				50	mA

**Note** Symbol corresponding to the μPD27C1001A.

**(2) PROM Read Mode ( $T_A = 25 \pm 5 \text{ fC}$ ,  $V_{DD} = 5.0 \pm 0.5 \text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6 \text{ V}$ )**

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	V <sub>IH</sub>	V <sub>IH</sub>		0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
Input voltage low	V <sub>IL</sub>	V <sub>IL</sub>		0		0.3 V <sub>DD</sub>	V
Output voltage high	V <sub>OH1</sub>	V <sub>OH1</sub>	I <sub>OH</sub> = -1 mA	V <sub>DD</sub> - 1.0			V
	V <sub>OH2</sub>	V <sub>OH2</sub>	I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.5			V
Output voltage low	V <sub>OL</sub>	V <sub>OL</sub>	I <sub>OL</sub> = 1.6 mA			0.4	V
Input leakage current	I <sub>LI</sub>	I <sub>LI</sub>	0 ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	-10		+10	μA
Output leakage current	I <sub>LO</sub>	I <sub>LO</sub>	0 ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> , $\overline{OE} = V_{IH}$	-10		+10	μA
V <sub>PP</sub> supply voltage	V <sub>PP</sub>	V <sub>PP</sub>		V <sub>DD</sub> - 0.6	V <sub>DD</sub>	V <sub>DD</sub> + 0.6	V
V <sub>DD</sub> supply voltage	V <sub>DD</sub>	V <sub>CC</sub>		4.5	5.0	5.5	V
V <sub>PP</sub> supply current	I <sub>PP</sub>	I <sub>PP</sub>	V <sub>PP</sub> = V <sub>DD</sub>			100	μA
V <sub>DD</sub> supply current	I <sub>DD</sub>	I <sub>CCA1</sub>	$\overline{CE} = V_{IL}$ , V <sub>IN</sub> = V <sub>IH</sub>			50	mA

**Note** Symbol corresponding to the μPD27C1001A.

AC Characteristics

(1) PROM Write Mode

(a) Page program mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{OE}\downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{OE}$ setup time	to <sub>ES</sub>	to <sub>ES</sub>		2			μs
$\overline{CE}$ setup time (to $\overline{OE}\downarrow$ )	tc <sub>ES</sub>	tc <sub>ES</sub>		2			μs
Input data setup time (to $\overline{OE}\downarrow$ )	td <sub>S</sub>	td <sub>S</sub>		2			μs
Address hold time (from $\overline{OE}\uparrow$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
	t <sub>AHL</sub>	t <sub>AHL</sub>		2			μs
	t <sub>AHV</sub>	t <sub>AHV</sub>		0			μs
Input data hold time (from $\overline{OE}\uparrow$ )	td <sub>H</sub>	td <sub>H</sub>		2			μs
Data output float delay time from $\overline{OE}\uparrow$	td <sub>F</sub>	td <sub>F</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{OE}\downarrow$ )	tv <sub>PS</sub>	tv <sub>PS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{OE}\downarrow$ )	tv <sub>DS</sub>	tv <sub>CS</sub>		1.0			ms
Program pulse width	tp <sub>W</sub>	tp <sub>W</sub>		0.095	0.1	0.105	ms
Valid data delay time from $\overline{OE}\downarrow$	to <sub>E</sub>	to <sub>E</sub>				1	μs
$\overline{OE}$ pulse width during data latching	tl <sub>W</sub>	tl <sub>W</sub>		1			μs
PGM setup time	tp <sub>GMS</sub>	tp <sub>GMS</sub>		2			μs
$\overline{CE}$ hold time	t <sub>CEH</sub>	t <sub>CEH</sub>		2			μs
$\overline{OE}$ hold time	to <sub>EH</sub>	to <sub>EH</sub>		2			μs

**Note** Corresponding μPD27C1001A symbol

(b) Byte program mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 6.5 \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \pm 0.3 \text{ V}$ )

Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{PGM}\downarrow$ )	t <sub>AS</sub>	t <sub>AS</sub>		2			μs
$\overline{OE}$ setup time	to <sub>ES</sub>	to <sub>ES</sub>		2			μs
$\overline{CE}$ setup time (to $\overline{PGM}\downarrow$ )	tc <sub>ES</sub>	tc <sub>ES</sub>		2			μs
Input data setup time (to $\overline{PGM}\downarrow$ )	td <sub>S</sub>	td <sub>S</sub>		2			μs
Address hold time (from $\overline{OE}\uparrow$ )	t <sub>AH</sub>	t <sub>AH</sub>		2			μs
Input data hold time (from $\overline{PGM}\uparrow$ )	td <sub>H</sub>	td <sub>H</sub>		2			μs
Data output float delay time from $\overline{OE}\uparrow$	td <sub>F</sub>	td <sub>F</sub>		0		250	ns
V <sub>PP</sub> setup time (to $\overline{PGM}\downarrow$ )	tv <sub>PS</sub>	tv <sub>PS</sub>		1.0			ms
V <sub>DD</sub> setup time (to $\overline{PGM}\downarrow$ )	tv <sub>DS</sub>	tv <sub>CS</sub>		1.0			ms
Program pulse width	tp <sub>W</sub>	tp <sub>W</sub>		0.095	0.1	0.105	ms
Valid data delay time from $\overline{OE}\downarrow$	to <sub>E</sub>	to <sub>E</sub>				1	μs
$\overline{OE}$ hold time	to <sub>EH</sub>	—		2			μs

**Note** Corresponding μPD27C1001A symbol

(2) PROM Read Mode ( $T_A = 25 \pm 5 \text{ }^\circ\text{C}$ ,  $V_{DD} = 5.0 \pm 0.5 \text{ V}$ ,  $V_{PP} = V_{DD} \pm 0.6 \text{ V}$ )


Parameter	Symbol	Symbol <sup>Note</sup>	Test Conditions	MIN.	TYP.	MAX.	Unit
Data output time from address	t <sub>ACC</sub>	t <sub>ACC</sub>	$\overline{CE} = \overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{CE}\downarrow$	t <sub>CE</sub>	t <sub>CE</sub>	$\overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{OE}\downarrow$	t <sub>OE</sub>	t <sub>OE</sub>	$\overline{CE} = V_{IL}$			200	ns
Data output float delay time from $\overline{OE}\uparrow$	t <sub>DF</sub>	t <sub>DF</sub>	$\overline{CE} = V_{IL}$	0		60	ns
Data hold time from address	t <sub>DH</sub>	t <sub>DH</sub>	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

Note Corresponding μPD27C1001A symbol

(3) PROM Programming Mode Setting ( $T_A = 25 \text{ }^\circ\text{C}$ ,  $V_{SS} = 0 \text{ V}$ )


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	t <sub>SMA</sub>		10			μs

PROM Write Mode Timing (Page program mode)






**PROM Write Mode Timing (Byte program mode)**




- Caution**
1.  $V_{DD}$  must be applied before  $V_{PP}$  and cut off after  $V_{PP}$ .
  2.  $V_{PP}$  must not exceed +13.5 V including overshoot.
  3. Removing and reinserting may adversely affect in reliability while +12.5 V is applied to  $V_{PP}$ .

**PROM Read Mode Timing**




- Note**
1. When reading within the  $t_{ACC}$  range, the  $\overline{OE}$  input delay time from the  $\overline{CE}$  fall time must be maximum of  $t_{ACC} - t_{OE}$ .
  2.  $t_{DF}$  is the time from the point at which either  $\overline{OE}$  or  $\overline{CE}$  (whichever is first) reaches  $V_{IH}$ .

PROM Programming Mode Setting Timing




9. CHARACTERISTIC CURVES (REFERENCE VALUES)

I<sub>DD</sub> vs V<sub>DD</sub> (Main System Clock: 2.5 MHz)



10. PACKAGE DRAWINGS

100 PIN PLASTIC QFP (FINE PITCH) (□14)



**NOTE**  
Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
A	16.0±0.2	0.630±0.008
B	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	16.0±0.2	0.630±0.008
F	1.0	0.039
G	1.0	0.039
H	0.22 <sup>+0.05</sup> <sub>-0.04</sub>	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
L	0.5±0.2	0.020 <sup>+0.008</sup> <sub>-0.009</sub>
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>	0.007 <sup>+0.001</sup> <sub>-0.003</sub>
N	0.10	0.004
P	1.45	0.057
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.

★ **Remark** Dimensions and materials of ES products are same as those of mass production product.

P100GC-50-7EA-2

100 PIN PLASTIC QFP (14×20)

★



**NOTE**

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.


P100GF-65-3BA-2

ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	0.795 <sup>+0.009</sup> <sub>-0.008</sub>
C	14.0±0.2	0.551 <sup>+0.009</sup> <sub>-0.008</sub>
D	17.6±0.4	0.693±0.016
F	0.8	0.031
G	0.6	0.024
H	0.30±0.10	0.012 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.8±0.2	0.071 <sup>+0.008</sup> <sub>-0.009</sub>
L	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
M	0.15 <sup>+0.10</sup> <sub>-0.05</sub>	0.006 <sup>+0.004</sup> <sub>-0.003</sub>
N	0.15	0.006
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

**Remark** Dimensions and materials of ES products are same as those of mass production product.

★

100 PIN CERAMIC WQFN



**NOTE**

Each lead centerline is located within 0.06 mm (0.003 inch) of its true position (T.P.) at maximum material condition.

X100KL-65A

ITEM	MILLIMETERS	INCHES
A	20.6±0.27	0.811±0.011
B	19.0	0.748
C	13.8	0.543
D	14.6±0.27	0.575±0.011
E	1.94	0.076
F	2.14	0.084
G	3.5 MAX.	0.138 MAX.
H	0.45±0.10	0.018 <sup>+0.004</sup> <sub>-0.005</sub>
I	0.06	0.003
J	0.65	0.026
K	1.0±0.2	0.039 <sup>+0.009</sup> <sub>-0.008</sub>
Q	C 0.3	C 0.012
R	0.875	0.034
S	1.125	0.044
T	R 1.925	R 0.076
U	8.45	0.333
U1	1.75	0.069
W	0.75±0.2	0.030 <sup>+0.008</sup> <sub>-0.009</sub>
Z	0.10	0.004

★ **Remark** Dimensions and materials of ES products are same as those of mass production product.

**11. RECOMMENDED SOLDERING CONDITIONS**

The μPD78P064 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document “**Semiconductor Device Mounting Technology Manual**” (IE-1207).

For soldering methods and conditions other than those recommended below, contact our sales personnel.

**Table 11-1 Surface Mounting Type Soldering Conditions**

★

μPD78P064GC-7EA : 100-pin plastic QFP (Fine pitch) (□14 mm)

μPD78P064GF-3BA : 100-pin plastic QFP (14 × 20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Twice max. <precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	IR35-00-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. (at 200°C or above), Number of times: Twice max. <precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	VP15-00-2
Wave soldering	Solder bath temperature: 260°C max., Duration: 10 sec. max., Number of times: Once, Preliminary heat temperature: 120°C max. (Package surface temperature)	WS60-00-1
Pin part heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per device side)	—

**Caution** Use of more than one soldering method should be avoided (except in the case of pin part heating).

**APPENDIX A. DEVELOPMENT TOOLS**

The following development tools are available for system development using μPD78P064.

**Language Processing Software**

RA78K/0 <sup>Note 1, 2, 3</sup>	78K/0 series common assembler package
CC78K/0 <sup>Note 1, 2, 3</sup>	78K/0 series common C compiler package
★ DF78064 <sup>Note 1, 2, 3, 6</sup>	μPD78064 subseries device file
CC78K/0-L <sup>Note 1, 2, 3</sup>	78K/0 series common C compiler library source file

**PROM Writing Tools**

PG-1500	PROM programmer
PA-78P064GC	Programmer adapters connected to PG-1500
PA-78P064GF	
PA-78P064KL-T	
PG-1500 controller <sup>Note 1, 2</sup>	PG-1500 control program

**Debugging Tools**

IE-78000-R	78K/0 series common in-circuit emulators
IE-78000-R-BK	78K/0 series common break board
IE-78064-R-EM	μPD78064 subseries evaluation emulation boards
EP-78064GC-R	μPD78064 subseries common emulation probes
EP-78064GF-R	
EV-9500GC-100	Adapter to be mounted on a user system board made for 100-pin plastic QFP
EV-9200GF-100	Socket to be mounted on a user system board made for 100-pin plastic QFP
EV-9900	Tool used when removing μPD78P064KL-T from EV-9200GF-100
SD78K/0 <sup>Note 1, 2</sup>	IE-78000-R screen debugger
★ SM78K/0 <sup>Note 4, 5, 6</sup>	78K/0 series common system simulators
DF78064 <sup>Note 1, 2, 4, 5, 6</sup>	μPD78064 subseries device file

**Real-Time OS**

RX78K/0 <sup>Note 1, 2, 3</sup>	78K/0 series common real-time OS
★ MX78K/0 <sup>Note 1, 2, 3, 6</sup>	78K/0 series common OS

**Note 1.** PC-9800 series (MS-DOS™) based

**2.** IBM PC/AT™ (PC DOS™) based

★ **3.** HP9000 series 300™ (HP-UX™) based, SPARCstation™ (SunOS™) based, EWS-4800 series™ (EWS-UX/V™) based

★ **4.** PC-9800 series (MS-DOS + windows™) based

★ **5.** IBM PC/AT (PC DOS + Windows) based

**6.** Under development

**Remark 1.** For third party development tools, see the **78K/0 Series Development Tools Selection Guide (IF-1185)**.

★ **2.** RA78K/0, CC78K/0, SD78K/0, SM78K/0 are used in combination with DF78064.



**Fuzzy Inference Development Support System**


FE9000 <sup>Note 1</sup> , FE9200 <sup>Note 3</sup>	Fuzzy knowledge data creation tool
FT9080 <sup>Note 1</sup> , FT9085 <sup>Note 2</sup>	Translator
FI78K/II <sup>Note 1, 2</sup>	Fuzzy inference module
FD78K/II <sup>Note 1, 2</sup>	Fussy inference debugger

- Note 1.** PC-9800 series (MS-DOS) based  
**2.** IBM PC/AT™ (PC DOS) based  
**3.** IBM PC/AT (PC DOS + Windows) based

**Remark** For third party development tools, see the **78K/0 Series Development Tools Selection Guide (IF-1185)**.

CONVERSION SOCKET (EV-9200GF-100) PACKAGE INFORMATION AND RECOMENDED BOARD MOUNTING PATTERN

Fig. A-1 EV-9200GF-100 Package Information




EV-9200GF-100-G0

ITEM	MILLIMETERS	INCHES
A	24.6	0.969
B	21	0.827
C	15	0.591
D	18.6	0.732
E	4-C 2	4-C 0.079
F	0.8	0.031
G	12.0	0.472
H	22.6	0.89
I	25.3	0.996
J	6.0	0.236
K	16.6	0.654
L	19.3	0.76
M	8.2	0.323
N	8.0	0.315
O	2.5	0.098
P	2.0	0.079
Q	0.35	0.014
R	φ2.3	φ0.091
S	φ1.5	φ0.059

Fig. A-2 EV-9200GF-100 Board Mounting Pattern

Based on EV-9200GF-100  
(2) Pad drawing (in mm)



EV-9200GF-100-P0

ITEM	MILLIMETERS	INCHES
A	26.3	1.035
B	21.6	0.85
C	$0.65 \pm 0.02 \times 29 = 18.85 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 1.142 = 0.742^{+0.002}_{-0.002}$
D	$0.65 \pm 0.02 \times 19 = 12.35 \pm 0.05$	$0.026^{+0.001}_{-0.002} \times 0.748 = 0.486^{+0.003}_{-0.002}$
E	15.6	0.614
F	20.3	0.799
G	$12 \pm 0.05$	$0.472^{+0.003}_{-0.002}$
H	$6 \pm 0.05$	$0.236^{+0.003}_{-0.002}$
I	$0.35 \pm 0.02$	$0.014^{+0.001}_{-0.001}$
J	$\phi 2.36 \pm 0.03$	$\phi 0.093^{+0.001}_{-0.002}$
K	$\phi 2.3$	$\phi 0.091$
L	$\phi 1.57 \pm 0.03$	$\phi 0.062^{+0.001}_{-0.002}$

**Caution** Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

★ APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name		Document No. (Japanese)	Document No. (English)
μPD78064 Subseries User's Manual		IEU-817	IEU-1364
78K/0 Series User's Manual	Instruction	IEU-849	IEU-1372
78K/0 Series Application Note	Introduction II	IEA-740	IEA-1299
	Floating-point arithmetic operation program	IEA-718	IEA-1289

Development Tool Related Documents (User's Manual)

Document Name		Document No. (Japanese)	Document No. (English)
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
PG-1500 PROM Programmer		EEU-651	EEU-1335
PG-1500 Controller		EEU-704	EEU-1291
IE-78000-R		EEU-810	EEU-1398
IE-78000-R-BK		EEU-867	EEU-1427
IE-78064-R-EM		EEU-905	EEU-1443
EP-78064GF-R		EEU-934	EEU-1469
SD78K/0 Screen Debugger	Primer	EEU-852	EEU-1414
	Reference	EEU-816	EEU-1413

Embedded Software Documents (User's Manual)

Document Name		Document No. (Japanese)	Document No. (English)
Fuzzy Knowledge Data Creation Tool		EEU-829	EEU-1438
78K/0, 78K/II, 87AD Series Fuzzy, Inference Development Support System -Translator		EEU-862	EEU-1444

Other Related Documents

Document Name		Document No. (Japanese)	Document No. (English)
Package Manual		IEI-635	IEI-1213
Surface Mount Technology Manual		IEI-616	IEI-1207
Quality Grades on Semiconductor Devices		IEI-620	IEI-1209
Semiconductor Devices Quality Guarantee Guide		MEI-603	MEI-1202

**Caution** The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

## NOTES FOR CMOS DEVICES

### ① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

**Note:** Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### ② HANDLING OF UNUSED INPUT PINS FOR CMOS

**Note:** No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

### ③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

**Note:** Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6

FIP is a trademark of NEC Corporation.

QTOP and IEbus are trademarks of NEC Corporation.

MS-DOS and Windows trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 series 300, HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademarks of SPARC International, Inc.

Sun OS is a trademark of Sun Microsystems, Inc.