

MOS INTEGRATED CIRCUIT

μ PD78062,78063,78064

8-BIT SINGLE-CHIP MICROCOMPUTER

DESCRIPTION

μ PD78062/78063/78064 is a product in the μ PD78064 subseries within the 78K/0 series, which incorporates LCD controller/driver, 8-bit resolution A/D converter, timer, serial interface, interrupt functions and many other peripheral hardwares.

A one-time PROM product capable of operating in the same power supply voltage range as of the mask ROM product, EPROM product and other development tools are also provided.

For the details of functional description, refer to the following user's manual.

μ PD78064 78064Y Subseries User's Manual : IEU-1364

78K/0 Series User's Manual (Instruction : IEU-1372

FEATURES

- Large on-chip ROM & RAM

Item Product Name	Program Memory (ROM)	Data Memory		Package
		Internal High-Speed RAM	LCD Display RAM	
μ PD78062	16K bytes	512 bytes	40 × 4 bits	100-pin plastic QFP (fine pitch) (□14 mm, 0.5 mm pitch) 100-pin plastic QFP (14 × 20 mm, 0.65 mm pitch)
μ PD78063	24K bytes	1024 bytes		
μ PD78064	32K bytes			

- Instruction execution time can be varied from high speed (0.4 μ s) to ultra-low speed (122 μ s)
- I/O ports: 57 (including segment signal output dual-function pins)
- LCD controller/driver
 - Supply voltage $V_{DD} = 2.0$ to 6.0 V (Static display mode)
 - $V_{DD} = 2.5$ to 6.0 V (1/3 bias)
 - $V_{DD} = 2.7$ to 6.0 V (1/2 bias)
- 8-bit resolution A/D converter : 8 channels
- Serial interface : 2 channels
- Timer: 5 channels
- Supply voltage : $V_{DD} = 2.0$ to 6.0 V

The information in this document is subject to change without notice.

APPLICATION

Pocket telephone, CD player, cameras, etc.


ORDERING INFORMATION

Part Number	Package
μPD78062GC-xxx-7EA	100-pin plastic QFP (Fine pitch) (□14 mm)
μPD78062GF-xxx-3BA	100-pin plastic QFP (14 × 20mm)
μPD78063GC-xxx-7EA	100-pin plastic QFP (Fine pitch) (□14 mm)
μPD78063GF-xxx-3BA	100-pin plastic QFP (14 × 20mm)
μPD78064GC-xxx-7EA	100-pin plastic QFP (Fine pitch) (□14 mm)
μPD78064GF-xxx-3BA	100-pin plastic QFP (14 × 20mm)

Remark xxx is the ROM code number.

78K/0 SERIES BY USAGE

The following shows the products organized according to usage. The names in the parallelograms are subseries names.



The following lists the main functional differences.

Subseries	Function	Timer				A/D	D/A	Serial Interface	I/O	V _{DD} MIN. Value	External Expansion
		8-bit	16-bit	Watch	Watchdog						
For control	μPD78078	4ch	1ch	1ch	1ch	8-bit × 8ch	8-bit × 2ch	3ch (UART:1ch)	88	1.8 V	○
	μPD78054	2ch							69	2.0 V	
	μPD78018F	-	2ch	53	1.8 V						
	μPD78014			2.7 V							
	μPD78002	-	1ch	-	-						
	μPD78083	-	1ch (UART:1ch)	8-bit × 8ch	33	1.8 V	-				
For FIP driving	μPD780208	2ch	1ch	1ch	1ch	8-bit × 8ch	-	2ch	74	2.7 V	-
	μPD78044A	-	-	-	-	-	-	-	68	-	
	μPD78024								54		
For LCD driving	μPD78064	2ch	1ch	1ch	1ch	8-bit × 8ch	-	2ch (UART:1ch)	57		2.0 V
For IEBus	μPD78098	2ch	1ch	1ch	1ch	8-bit × 8ch	8-bit × 2ch	3ch (UART:1ch)	69	2.7 V	○

OVERVIEW OF FUNCTION

Product Name		μPD78062	μPD78063	μPD78064						
Internal memory	ROM	16K bytes	24K bytes	32K bytes						
	Internal high-speed RAM	512 bytes	1024 bytes							
	LCD display RAM	40 × 4 bits								
General registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)								
Instruction cycle		On-chip instruction execution time cycle modification function								
	When main system clock selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (at 5.0 MHz operation)								
	When subsystem clock selected	122 μs (at 32.768 kHz operation)								
Instruction set		<ul style="list-style-type: none"> • 16-bit operation • Multiplication/division (8 bits × 8 bits, 16 bits " 8 bits) • Bit manipulation (set, reset, test, boolean operation) • BCD correction, etc. 								
I/O ports (including segment signal output pins)		<table> <tr> <td>Total</td> <td>: 57</td> </tr> <tr> <td>• CMOS input</td> <td>: 2</td> </tr> <tr> <td>• CMOS I/O</td> <td>: 55</td> </tr> </table>			Total	: 57	• CMOS input	: 2	• CMOS I/O	: 55
Total	: 57									
• CMOS input	: 2									
• CMOS I/O	: 55									
A/D converter		<ul style="list-style-type: none"> • 8-bit resolution × 8 channels 								
LCD controller/driver		<ul style="list-style-type: none"> • Segment signal output : Maximum 40 • Common signal output : Maximum 4 • Bias : 1/2 or 1/3 switchable 								
Serial interface		<ul style="list-style-type: none"> • 3-wired/SBI/2-wired mode selectable : 1 channel • 3-wired/UART mode selectable : 1 channel 								
Timer		<ul style="list-style-type: none"> • 16-bit timer/event counter : 1 channel • 8-bit timer/event counter : 2 channels • Watch timer : 1 channel • Watchdog timer : 1 channel 								
Timer output		3 (14-bit PWM output capability : 1)								
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (at main system clock 5.0 MHz operation) 32.768 kHz (at subsystem clock 32.768 kHz operation)								
Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (at main system clock 5.0 MHz operation)								
Vectored interrupts	Maskable interrupts	Internal : 12, external : 6								
	Non-maskable interrupts	Internal : 1								
	Software interrupts	Internal : 1								
Test input		Internal: 1, external: 1								
Supply voltage		V _{DD} = 2.0 to 6.0 V								
Package		<ul style="list-style-type: none"> • 100-pin plastic QFP (Fine pitch) □ 14 mm) • 100-pin plastic QFP (14 × 20 mm) 								

CONTENTS

1. PIN CONFIGURATION (TOP VIEW) 6

2. BLOCK DIAGRAM 9

3. PIN FUNCTIONS 10

3.1 PORT PINS 10

3.2 OTHER PINS 12

3.3 PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS 13

4. MEMORY SPACE 17

5. PERIPHERAL HARDWARE FUNCTION FEATURE 18

5.1 PORT 18

5.2 CLOCK GENERATOR 19

5.3 TIMER/EVENT COUNTER 19

5.4 CLOCK OUTPUT CONTROL CIRCUIT 22

5.5 BUZZER OUTPUT CONTROL CIRCUIT 22

5.6 A/D CONVERTER 23

5.7 SERIAL INTERFACE 23

5.8 LCD CONTROLLER/DRIVER 25

6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS 26

6.1 INTERRUPT FUNCTIONS 26

6.2 TEST FUNCTIONS 30

7. STANDBY FUNCTION 31

8. RESET FUNCTION 31

9. INSTRUCTION SET 32

10. ELECTRICAL SPECIFICATIONS 34

11. CHARACTERISTIC CURVES (REFERENCE VALUES) 52

12. PACKAGE DRAWINGS 54


13. RECOMMENDED SOLDERING CONDITIONS 56

APPENDIX A. DEVELOPMENT TOOLS 58

APPENDIX B. RELATED DOCUMENTS 60

1. PIN CONFIGURATION (TOP VIEW)

- 100-pin plastic QFP (Fine pitch)(□ 14 mm)
 μPD78062GC-xxx-7EA, 78063GC-xxx-7EA
 μPD78064GC-xxx-7EA




- Cautions**
1. Connect directly the IC (Internally Connected) pin to V_{SS}.
 2. Connect the AV_{DD} pin to V_{DD}.
 3. Connect the AV_{SS} pin to V_{SS}.

• 100-pin plastic QFP (14 × 20 mm)

μPD78062GF-xxx-3BA, 78063GF-xxx-3BA


μPD78064GF-xxx-3BA



- Cautions**
1. Connect directly the IC (Internally Connected) pin to V_{SS}.
 2. Connect the AV_{DD} pin to V_{DD}.
 3. Connect the AV_{SS} pin to V_{SS}.

P00 to P05, P07	: Port0	S0 to S39	: Segment Output
P10 to P17	: Port1	COM0 to COM3	: Common Output
P25 to P27	: Port2	V _{LC0} to V _{LC2}	: LCD Power Supply
P30 to P37	: Port3	BIAS	: LCD Power Supply Bias Control
P70 to P72	: Port7	X1, X2	: Crystal (Main System Clock)
P80 to P87	: Port8	XT1, XT2	: Crystal (Subsystem Clock)
P90 to P97	: Port9	RESET	: Reset
P100 to P103	: Port10	ANI0 to ANI7	: Analog Input
P110 to P117	: Port11	AV _{DD}	: Analog Power Supply
INTP0 to INTP5	: Interrupt From Peripherals	AV _{SS}	: Analog Ground
TI00, TI01	: Timer Input	AV _{REF}	: Analog Reference Voltage
TI1, TI2	: Timer Input	V _{DD}	: Power Supply
TO0 to TO2	: Timer Output	V _{SS}	: Ground
SB0, SB1	: Serial Bus	IC	: Internally Connected
SI0, SI2	: Serial Input		
SO0, SO2	: Serial Output		
SCK0, SCK2	: Serial Clock		
RxD	: Receive Data		
TxD	: Transmit Data		
ASCK	: Asynchronous Serial Clock		
PCL	: Programmable Clock		
BUZ	: Buzzer Clock		

2. BLOCK DIAGRAM



Remark The internal ROM & RAM capacity varies depending on the product.

3. PIN FUNCTIONS

3.1 PORT PINS (1/2)

Pin Name	I/O	Function		After Reset	Dual-Function Pin
P00	Input	Port 0 7-bit I/O port.	Input only	Input	INTP0/TI00
P01	Input/ output		Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be connected by software.	Input	INTP1/TI01
P02					INTP2
P03					INTP3
P04					INTP4
P05					INTP5
P07 ^{Note1}	Input		Input only	Input	XT1
P10 to P17	Input/ output	Port 1 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be connected by software. ^{Note2}	Input	Input	ANI0 to ANI7
P25	Input/ output	Port 2 3-bit input/output port. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be connected by software.	Input	SI0/SB0	
P26				SO0/SB1	
P27				$\overline{\text{SCK0}}$	
P30	Input/ output	Port 3 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be connected by software.	Input	TO0	
P31				TO1	
P32				TO2	
P33				TI1	
P34				TI2	
P35				PCL	
P36				BUZ	
P37				—	
P70	Input/ output	Port 7 3-bit input/output port. Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be connected by software.	Input	SI2/RxD	
P71				SO2/TxD	
P72				$\overline{\text{SCK2}}$ / ASCK	

- Notes**
1. When using the P07/XT1 pins as an input port, set (1) bit 6 (FRC) of the processor clock control register (the on-chip feedback resistor of the subsystem clock oscillator should not be used).
 2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, port 1 is set to input mode. However, pull-up resistor is not automatically used.

3.1 PORT PINS (2/2)

Pin Name	I/O	Function	After Reset	Dual-Function Pin
P80 to P87	Input/output	Port 8 8-bit input/output port Input/output can be specified bit-wise. When used as an input port , pull-up resistor can be connected by software. Input/output port/segment signal output function can be specified in 2-bit unit by the LCD control register.	Input	S39 to S32
P90 to P97	Input/output	Port 9 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be connected by software. Input/output port/segment signal output function can be specified in 2-bit unit by the LCD control register.	Input	S31 to S24
P100 to P103	Input/output	Port 10 4-bit input/output port Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be connected by software. LED direct drive capability.	Input	——
P110 to P117	Input/output	Port 11 8-bit input/output port Input/output can be specified bit-wise. When used as an input port, pull-up resistor can be connected by software. Falling edge detection capability.	Input	——

3.2 OTHER PINS (1/2)

Pin Name	I/O	Function	After Reset	Dual-Function Pin
INTP0	Input	External interrupt input by which the effective edge (rising edge, falling edge, or both rising edge and falling edge) can be specified.	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
SI0	Input	Serial interface serial data input.	Input	P25/SB0
SI2				P70/RxD
SO0	Output	Serial interface serial data output.	Input	P26/SB1
SO2				P71/TxD
SB0	Input /output	Serial interface serial data input/output.	Input	P25/SI0
SB1				P26/SO0
$\overline{\text{SCK0}}$	Input /output	Serial interface serial clock input/output.	Input	P27
$\overline{\text{SCK2}}$				P72/ASCK
RxD	Input	Asynchronous serial interface serial data input.	Input	P70/SI2
TxD	Output	Asynchronous serial interface serial data output.	Input	P71/SO2
ASCK	Input	Asynchronous serial interface serial clock input.	Input	P72/ $\overline{\text{SCK2}}$
TI00	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI01		Capture trigger signal input to capture register (CR00).		P01/INTP1
TI1		External count clock input to 8-bit timer (TM1).		P33
TI2		External count clock input to 8-bit timer (TM2).		P34
TO0	Output	16-bit timer output (shared with 14-bit PWM output).	Input	P30
TO1		8-bit timer output.		P31
TO2				P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.	Input	P36
S0 to S23	Output	LCD controller/driver segment signal output.	Output	—
S24 to S31			Input	P97 to P90
S32 to S39				P87 to P80
COM0 to COM3	Output	LCD controller/driver common signal output.	Output	—
V _{LC0} to V _{LC2}	—	LCD drive voltage. Split resistors can be incorporated by mask option.	—	—
BIAS	—	LCD drive power supply.	—	—

3.2 OTHER PINS (2/2)

Pin Name	I/O	Function	After Reset	Dual-Function Pin
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
AVREF	Input	A/D converter reference voltage input.	—	—
AVDD	—	A/D converter analog power supply. Connect to VDD.	—	—
AVSS	—	A/D converter ground potential. Connect to VSS.	—	—
RESET	Input	System reset input.	—	—
X1	Input	Main system clock oscillation crystal connection.	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P07
XT2	—		—	—
VDD	—	Positive power supply.	—	—
VSS	—	Ground potential.	—	—
IC	—	Internal connection. Connect directly to VSS pin.	—	—

3.3 PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

Table 3-1. Input/Output Circuit Type of Each Pin (1/2)

Pin Name	Input/output Circuit Type	I/O	Recommended Connection when not Used
P00/INTP0/TI00	2	Input	Connected to VSS .
P01/INTP1/TI01	8-A	Input/output	Independently connected to VSS through resistor.
P02/INTP2			
P03/INTP3			
P04/INTP4			
P05/INTP5			
P07/XT1	16	Input	Connected to VDD .
P10/ANI0 to P17/ANI7	11	Input/output	Independently connected to VDD or VSS through resistor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0	10-A		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A		
P31/TO1			
P32/TO2			

★

Table 3-1. Input/Output Circuit Type of Each Pin (2/2)

Pin Name	Input/output Circuit Type	I/O	Recommended Connection when not Used
P33/T11	8-A	Input/output	Independently connected to V _{DD} or V _{SS} through resistor.
P34/T12			
P35/PCL	5-A		
P36/BUZ			
P37			
P70/SI2/RxD	8-A		
P71/SO2/TxD	5-A		
P72/SCK2/ASCK	8-A		
P80/S39 to P87/S32	17-A		
P90/S31 to P97/S24			
P100 to P103	5-A		
★ P110 to P117	5-D		Independently connected to V _{DD} through resistor.
S0 to S23	17	Output	Leave open.
COM0 to COM3	18		
V _{LC0} to V _{LC2}	—	—	
BIAS	—	—	
RESET	2	Input	—
XT2	16	—	Leave open.
AV _{REF}	—		Connected to V _{SS} .
AV _{DD}			Connected to V _{DD} .
AV _{SS}			Connected to V _{SS} .
IC			Connected directly to V _{SS} .

Figure 3-1. Pin Input/Output Circuits (1/2)






Figure 3-1. Pin Input/Output Circuits (2/2)



4. MEMORY SPACE

The memory map of μPD78062/78063/78064 is shown in Figure 4-1.

Figure 4-1. Memory Map



Note The capacity of Internal ROM and Internal High-Speed RAM differs according to product. (refer to the following table.)

Product Name	Last Address of Internal ROM n n n n H	Start Address of Internal High-Speed RAM m m m m H
μPD78062	3FFFH	FD00H
μPD78063	5FFFH	FB00H
μPD78064	7FFFH	

5. PERIPHERAL HARDWARE FUNCTION FEATURE

5.1 PORT

There are two kinds of I/O port.

- CMOS input (P00, P07) : 2
 - CMOS input/output (P01 to P05, Port 1 to 3, 7 to 11) : 55
-
- Total : 57

Table 5-1. Functions of Ports


Name	Pin Name	Function
Port 0	P00, P07	Dedicated input port
	P01 to P05	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software .
Port 1	P10 to P17	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software .
Port 2	P25 to P27	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software .
Port 3	P30 to P37	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software.
Port 7	P70 to P72	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software.
Port 8	P80 to P87	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software. Input/output port/segment signal output function specifiable in 2-bit units by LCD control register.
Port 9	P90 to P97	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software. Input/output port/segment signal output function specifiable in 2-bit units by LCD control register.
Port 10	P100 to P103	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software. Direct LED drive capability.
Port 11	P110 to P117	Input/output port. Input/output specifiable bit-wise. When used as input port, on-chip pull-up resistor can be used by software. Test flag (KRIF) is set to 1 by falling edge detection.

5.2 CLOCK GENERATOR

There are two kinds of clocks, main system clock and subsystem clock.
The instruction execution time can also be changed.

- 0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (main system clock: in 5.0 MHz operation)
- 122 μs (subsystem clock: in 32.768 kHz operation)

Figure 5-1. Clock Generator Block Diagram



5.3 TIMER/EVENT COUNTER

Five timer/event counter channels are incorporated.

- 16-bit timer/event counter : 1 channel
- 8-bit timer/event counter : 2 channels
- Watch timer : 1 channel
- Watchdog timer : 1 channel

Table 5-2. Timer/Event Counter Types and Functions

		16-bit Timer/Event Counter	8-bit Timer/Event Counter	Watch Timer	Watchdog Timer
Type	Interval timer	1 channel	2 channels	1 channel	1 channel
	External event counter	1 channel	2 channels	-	-
Function	Timer output	1 output	2 outputs	-	-
	PWM output	1 output	-	-	-
	Pulse width measurement	2 inputs	-	-	-
	Square wave output	1 output	2 outputs	-	-
	One-shot pulse output	1 output	-	-	-
	Interrupt request	2	2	2	1

Figure 5-2. 16-Bit Timer/Event Counter Block Diagram




Figure 5-3. 8-Bit Timer/Event Counter Block Diagram




Figure 5-4. Watch Timer Block Diagram





Figure 5-5. Watchdog Timer Block Diagram




5.4 CLOCK OUTPUT CONTROL CIRCUIT

Clocks of the following frequency can be output as clock outputs.

- 19.5 kHz/39.1kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (main system clock: in 5.0 kHz operation)
- 32.768 kHz (subsystem clock: in 32.768 kHz operation)

Figure 5-6. Clock Output Circuit Block Diagram




5.5 BUZZER OUTPUT CONTROL CIRCUIT

Clocks of the following frequency can be output as buzzer outputs.

- 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (main system clock : in 5.0 MHz operation)

Figure 5-7. Buzzer Output Control Circuit Block Diagram




5.6 A/D CONVERTER

Eight 8-bit resolution A/D converter channels are incorporated.

The following two types of start-up method are available.

- Hardware start
- Software start

Figure 5-8. A/D Converter Block Diagram



5.7 SERIAL INTERFACE

Two clocked serial interface channels are incorporated.

- Serial interface channel 0
- Serial interface channel 2

Table 5-3. Serial Interface Channel Block Diagram

Function	Serial Interface Channel 0	Serial Interface Channel 2
3-wire serial I/O mode	● (MSB/LSB-first switchable)	● (MSB/LSB-first switchable)
SBI (serial bus interface) mode	● (MSB-first)	—
2-wire serial I/O mode	● (MSB-first)	—
Asynchronous serial interface (UART) mode	—	● (Dedicated baud rate generator incorporated)

Figure 5-9. Serial Interface Channel 0 Block Diagram





Figure 5-10. Serial Interface Channel 2 Block Diagram



5.8 LCD CONTROLLER/DRIVER


An LCD controller/driver with the following functions is incorporated.

- Selection of 5 types of display mode
- 16 of the segment signal of outputs can be switched to input/output ports in units of 2.
(P80/S39 to P87/S32, P90/S31 to P97/S24)

Table 5-4. Display Mode Types and Maximum Number of Display Pixels

Bias Method	Time Multiplexing	Common Signal Used	Maximum Number of Display Pixels
—	Static	COM0 (COM1 to COM3)	40 (40 segments × 1 common)
1/2	2	COM0, COM1	80 (40 segments × 2 commons)
	3	COM0 to COM2	120 (40 segments × 3 commons)
1/3	3	COM0 to COM2	120 (40 segments × 3 commons)
	4	COM0 to COM3	160 (40 segments × 4 commons)

Figure 5-11. LCD Controller/Driver Block Diagram



6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

6.1 INTERRUPT FUNCTIONS

There are twenty of interrupt functions of three different kinds, as shown below.

- Non-maskable interrupt : 1
- Maskable interrupt : 18
- Software interrupt : 1

Table 6-1. Interrupt Source List


Interrupt Type	Default Priority ^{Note1}	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type ^{Note2}
		Name	Trigger			
Non-maskable	—	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			External
	1	INTP0	Pin input edge detection	(D)		
	2	INTP1				
	3	INTP2				
	4	INTP3				
	5	INTP4				
	6	INTP5				
	7	INTCSI0	Serial interface channel 0 transfer termination		Internal	0014H
	8	INTSER	Serial interface channel 2 UART reception error generation	0018H		
	9	INTSR	Serial interface channel 2 UART reception termination	001AH		
		INTCSI2	Serial interface channel 2 3-wire transfer termination			
	10	INTST	Serial interface channel 2 UART transmission termination	001CH		
	11	INTTM3	Reference time interval signal from watch timer	001EH		
	12	INTTM00	16-bit timer register and capture/compare register (CR00) match signal generation	0020H		
	13	INTTM01	16-bit timer register and capture/compare register (CR01) match signal generation	0022H		
	14	INTTM1	8-bit timer/event counter 1 match signal generation	0024H		
	15	INTTM2	8-bit timer/event counter 2 match signal generation	0026H		
16	INTAD	A/D converter conversion termination	0028H			
Software	—	BRK	BRK instruction execution	Internal	003EH	(E)

Notes 1. Default priority is a priority order when more than one maskable interrupt is generated simultaneously. 0 is the highest and 16 the lowest.


2. Basic configuration types (A) to (E) correspond to those shown on the next page.

Figure 6-1. Basic Configuration of Interrupt Functions (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTPO)






Figure 6-1. Basic Configuration of Interrupt Functions (2/2)

(D) External maskable interrupt (except INTPO)



(E) Software interrupt



- Remarks**
1. IF : Interrupt request flag
 2. IE : Interrupt enable flag
 3. ISP : In-service priority flag
 4. MK : Interrupt mask flag
 5. PR : Priority specification flag


6.2 TEST FUNCTIONS

There are two test functions as shown in Table 6-2.

Table 6-2. Test Input Source List

Test Input Source		Internal/External
Name	Trigger	
INTWT	Watch timer overflow	Internal
INTPT11	Port 11 falling edge detection	External

Figure 6-2. Basic Configuration of Test Function




- Remarks**
1. IF : Test input flag
 2. MK : Test mask flag

7. STANDBY FUNCTION

The standby function is a function to reduce the consumption current and there are the following two kinds of standby functions.

- HALT mode : Halts CPU operating clock and can reduce average consumption current by the intermittent operation along with the normal operation.
- STOP mode : Halts main system clock oscillation. Halts all operations with the main system clock and sets ultra-low consumption current state with subsystem clock only.

Figure 7-1. Standby Function



Note Halting the main system clock enables the consumption current to be reduced. When the CPU is operated by the subsystem clock, the main system clock should be halted by an MCC setting. The STOP instruction is not available.

Caution When the main system clock is stopped and the system is operated by the subsystem clock, the main system clock should be returned to after securing the oscillation stabilization time by a program.

8. RESET FUNCTION

There are the following two kinds of resetting methods.

- External reset by \overline{RESET} pin.
- Internal reset by watchdog timer runaway time detection.

9. INSTRUCTION SET

(1) 8-bit instruction

MOV, XCH, ADD, ADDC, SUB, SUBS, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd operand 1st operand	#byte	A	r ^{Note}	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL+byte] [HL+B] [HL+C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
r1											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]		MOV											
[HL]		MOV											ROR4 ROL4
[HL+byte] [HL+B] [HL+C]		MOV											
X													MULL
C													DIVUW

Note Except r = A

(2) 16-bit instruction

MOVW, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd operand 1st operand	#word	AX	rp ^{Note}	sfrp	saddrp	!addr16	SP	None
A	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW ^{Note}						INCW, DECW PUSH, POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

Note Only when rp=BC, DE, HL

(3) Bit manipulation instruction

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd operand 1st operand	A.bit	sfr.bit	saddr.bit	PSW.bits	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

(4) Call instruction/branch instruction

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DNZB

2nd Operand 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC, BZ, BNZ
Compound Instruction					BT, BF, BTCLR DBNZ

(5) Other instructions

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

10. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS (T_A = 25 °C)

Parameter	Symbol	Test Conditions		Rating	Unit
Supply voltage	V _{DD}			-0.3 to +7.0	V
	AV _{DD}			-0.3 to V _{DD} +0.3	V
	AV _{REF}			-0.3 to V _{DD} +0.3	V
	AV _{SS}			-0.3 to +0.3	V
Input voltage	V _I			-0.3 to V _{DD} +0.3	V
Output voltage	V _O			-0.3 to V _{DD} +0.3	V
Analog input voltage	V _{AN}	P10 to P17	Analog input pin	AV _{SS} -0.3 to AV _{REF} +0.3	V
Output current high	I _{OH}	1 pin		-10	mA
		Total for P00 to P05, P07, P10 to P17, P100, P101 & P110 to P117		-15	mA
		Total for P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P102 & P103		-15	mA
Output current low	I _{OL} <small>Note</small>	1 pin	Peak value	30	mA
			R.m.s. value	15	mA
		Total for P00 to P05, P10 to P17, P100, P101 & P110 to P117	Peak value	100	mA
			R.m.s. value	70	mA
		Total for P30 to P37, P102 & P103	Peak value	100	mA
			R.m.s. value	70	mA
		Total for P25 to P27, P70 to P77, P80 to P87 & P90 to P97	Peak value	50	mA
			R.m.s. value	20	mA
Operating ambient temperature	T _A			-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C

Note The r.m.s. value should be calculated as follows: [R.m.s. value] = [Peak value] × "Duty




Caution The product quality may be damaged even if a value of only one of the above parameters exceeds the absolute maximum rating or any value exceeds the absolute maximum rating for an instant. That is, the absolute maximum rating is a rating value which may cause a product to be damaged physically. The absolute maximum rating values must therefore be observed in using the product.

CAPACITANCE (T_A = 25 °C, V_{DD} = V_{SS} = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C _{IN}	f = 1 MHz unmeasured pins returned to 0 V.			15	pF
Output capacitance	C _{OUT}				15	pF
I/O capacitance	C _{IO}				15	pF

Remark Unless specified otherwise, the characteristics of dual-function pins are the same as those of port pins.

MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 2.0 to 6.0 V)

Oscillator	Recommended circuit	Parameter	Test conditions	MIN.	TYP.	MAX.	Unit
Ceramic oscillator		Oscillator frequency (f _x) ^{Note1}	V _{DD} = Oscillator voltage range	1		5	MHz
		Oscillation stabilization time ^{Note2}	After V _{DD} reaches oscillator voltage range MIN.			4	ms
Crystal resonator		Oscillator frequency (f _x) ^{Note1}		1		5	MHz
		Oscillation stabilization time ^{Note2}	V _{DD} = 4.5 to 6.0 V			10 30	ms
External clock		X1 input frequency (f _x) ^{Note1}		1.0		5.0	MHz
		X1 input high/low level width (t _{xH} , t _{xL})		85		500	ns

Notes 1. Indicates only oscillator characteristics. Refer to “AC Characteristics” for instruction execution time.



2. Time required to stabilize oscillation after reset or STOP mode release.

Cautions 1. When using the main system clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as V_{SS}.
- Do not ground it to the ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

2. If the main system clock oscillator is operated by the subsystem clock when the main system clock is stopped, reswitching to the main system clock should be performed after the stable oscillation time has been obtained by the program.

SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (T_A = -40 to +85°C, V_{DD} = 2.0 to 6.0 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillator frequency (f _{XT}) ^{Note1}		32	32.768	35	kHz
		Oscillation stabilization time ^{Note2}	V _{DD} = 4.5 to 6.0 V		1.2	2	s
External clock		XT1 input frequency (f _{XT}) ^{Note1}		32		100	kHz
		XT1 input high-/low-level width (t _{XTH} /t _{XTL})		5		15	μs

- Notes**
1. Indicates only oscillator characteristics. Refer to "AC Characteristics" for instruction execution time.
 2. Time required to stabilize oscillation after V_{DD} has reached the minimum oscillation voltage range.

Cautions

1. **When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.**

- Wiring should be as short as possible.
- Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as V_{SS}.
- Do not ground it to the ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

2. **The subsystem clock oscillator is designed as a low amplification circuit to provide low consumption current, causing misoperation by noise more frequently than the main system clock oscillation circuit. Special care should therefore be taken to wiring method when the subsystem clock is used.**

RECOMMENDED OSCILLATOR CONSTANT

MAIN SYSTEM CLOCK: CERAMIC OSCILLATOR (T_A = -40 to +85 °C)

Manufacturer	Product Name	Frequency (MHz)	Recommended Circuit Constant		Oscillator Voltage Range		Remarks
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Murata Mfg. Co., Ltd.	CSA5.00MG	5.00	30	30	2.2	6.0	
	CST5.00MGW	5.00	Built-in	Built-in	2.7	6.0	
Matsushita Electronics Components Co., Ltd.	EF0GC5004A4	5.00	Built-in	Built-in	2.7	6.0	Lead type
	EF0EC5004A4	5.00	Built-in	Built-in	2.0	6.0	Round lead type
	EF0EN5004A4	5.00	33	33	2.7	6.0	Lead type
	EF0S5004B5	5.00	Built-in	Built-in	2.7	6.0	Chip type
Kyocera Corporation	KBR-5.0MSA	5.00	33	33	2.7	6.0	Lead type
	PBRC5.00A	5.00	33	33	2.7	6.0	Chip type
	KBR-5.0MKS	5.00	Built-in	Built-in	2.7	6.0	Lead type
	KBR-5.0MWS	5.00	Built-in	Built-in	2.7	6.0	Chip type

SUBSYSTEM CLOCK: CRYSTAL RESONATOR (T_A = -40 to +60 °C)

Manufacturer	Product Name	Frequency (kHz)	Recommended Circuit Constant			Oscillator Voltage Range	
			C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)
Kyocera Corporation	KF-38G-12P0200 (Load capacitance 12 pF)	32.768	15	22	220	2.0	6.0

DC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input voltage high	V _{IH1}	P10 to P17, P30 to P32, P35 to P37, P80 to P87, P90 to P97, P100 to P103	V _{DD} = 2.7 to 6.0 V	0.7 V _{DD}		V _{DD}	V
				0.8 V _{DD}		V _{DD}	V
	V _{IH2}	P00 to P05, P25 to P27, P33, P34, P70 to P72, P110 to P117, $\overline{\text{RESET}}$	V _{DD} = 2.7 to 6.0 V	0.8 V _{DD}		V _{DD}	V
				0.85 V _{DD}		V _{DD}	V
	V _{IH3}	X1, X2	V _{DD} = 2.7 to 6.0 V	V _{DD} -0.5		V _{DD}	V
				V _{DD} -0.2		V _{DD}	V
	V _{IH4}	XT1/P07, XT2	4.5 V ≤ V _{DD} ≤ 6.0 V	0.8 V _{DD}		V _{DD}	V
			2.7 V ≤ V _{DD} < 4.5 V	0.9 V _{DD}		V _{DD}	V
			2.0 V ≤ V _{DD} < 2.7 V ^{Note}	0.9 V _{DD}		V _{DD}	V
Input voltage low	V _{IL1}	P10 to P17, P30 to P32, P35 to P37, P80 to P87, P90 to P97, P100 to P103	V _{DD} = 2.7 to 6.0 V	0		0.3 V _{DD}	V
				0		0.2 V _{DD}	V
	V _{IL2}	P00 to P05, P25 to P27, P33, P34, P70 to P72, P110 to P117, $\overline{\text{RESET}}$	V _{DD} = 2.7 to 6.0 V	0		0.2 V _{DD}	V
				0		0.15 V _{DD}	V
	V _{IL3}	X1, X2	V _{DD} = 2.7 to 6.0 V	0		0.4	V
				0		0.2	V
	V _{IL4}	XT1/P07, XT2	4.5 V ≤ V _{DD} ≤ 6.0 V	0		0.2 V _{DD}	V
			2.7 V ≤ V _{DD} < 4.5 V	0		0.1 V _{DD}	V
			2.0 V ≤ V _{DD} < 2.7 V ^{Note}	0		0.1 V _{DD}	V
Output voltage high	V _{OH}	V _{DD} = 4.5 to 6.0 V, I _{OH} = -1 mA		V _{DD} -1.0		V _{DD}	V
		I _{OH} = -100 μA		V _{DD} -0.5		V _{DD}	V
Output voltage low	V _{OL1}	P100 to P103	V _{DD} = 4.5 to 6.0 V, I _{OL} = 15 mA		0.4	2.0	V
		P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P110 to P117	V _{DD} = 4.5 to 6.0 V, I _{OL} = 1.6 mA			0.4	V
	V _{OL2}	SB0, SB1, $\overline{\text{SCK0}}$	4.5 V ≤ V _{DD} ≤ 6.0 V, open-drain, pulled high (R = 1 kΩ)			0.2 V _{DD}	V
	V _{OL3}	I _{OL} = 400 μA				0.5	V

Note When P07/XT1 is used as P07, the inverse phase of P07 should be input to XT2.

Remark Unless specified otherwise, the characteristics of dual-function pins are the same as those of port pins.

DC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current high	I _{LH1}	V _I = V _{DD}	P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117			3	μA
	I _{LH2}		X1, X2, XT1/P07, XT2			20	μA
Input leakage current low	I _{LIL1}	V _I = 0 V	P00 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117			-3	μA
	I _{LIL2}		X1, X2, XT1/P07, XT2			-20	μA
Output leakage current high	I _{LOH}	V _O = V _{DD}				3	μA
Output leakage current low	I _{LOL}	V _O = 0 V				-3	μA
Software pull-up resistor	R	V _I = 0 V, P01 to P05, P10 to P17, P25 to P27, P30 to P37, P70 to P72, P80 to P87, P90 to P97, P100 to P103, P110 to P117	4.5 V ≤ V _{DD} ≤ 6.0 V	15	40	90	kΩ
			2.7 V ≤ V _{DD} < 4.5 V	20		500	kΩ
Supply current ^{Note1}	I _{DD1}	5.00 MHz, Crystal oscillation (f _{xx} = 2.5 MHz) ^{Note2} operating mode	V _{DD} = 5.0 V ± 10 % ^{Note4}		4	12	mA
			V _{DD} = 3.0 V ± 10 % ^{Note5}		0.6	1.8	mA
			V _{DD} = 2.2 V ± 10 % ^{Note5}		0.35	1.05	mA
	I _{DD1}	5.00 MHz, Crystal oscillation (f _{xx} = 5.0 MHz) ^{Note3} operating mode	V _{DD} = 5.0 V ± 10 % ^{Note4}		6.5	19.5	mA
			V _{DD} = 3.0 V ± 10 % ^{Note5}		0.8	2.4	mA
			V _{DD} = 2.2 V ± 10 %		280	840	μA
	I _{DD2}	5.00 MHz, Crystal oscillation (f _{xx} = 2.5 MHz) ^{Note2} HALT mode	V _{DD} = 5.0 V ± 10 %		1.4	4.2	mA
			V _{DD} = 3.0 V ± 10 %		500	1500	μA
V _{DD} = 2.2 V ± 10 %				280	840	μA	
I _{DD2}	5.00 MHz, Crystal oscillation (f _{xx} = 5.0 MHz) ^{Note3} HALT mode	V _{DD} = 5.0 V ± 10 %		1.6	4.8	mA	
		V _{DD} = 3.0 V ± 10 %		650	1950	μA	

- Notes**
1. Not including currents flowing in on-chip pull-up resistors or LCD split resistors.
 2. Main system clock f_{xx} = f_x/2 operation (when oscillation mode selection register is set to 00H)
 3. Main system clock f_{xx} = f_x operation (when oscillation mode selection register is set to 01H)
 4. High-speed mode operation (when processor clock control register is set to 00H)
 5. Low-speed mode operation (when processor clock control register is set to 04H)

Remark Unless specified otherwise, the characteristics of dual-function pins are the same as those of port pins.

DC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Supply current ^{Note1}	I _{DD3}	32,768 kHz, Crystal oscillation operating mode ^{Note2}	V _{DD} = 5.0 V ± 10 %	60	120	μA
			V _{DD} = 3.0 V ± 10 %	32	64	μA
			V _{DD} = 2.2 V ± 10 %	24	48	μA
	I _{DD4}	32,768 kHz, Crystal oscillation HALT mode ^{Note2}	V _{DD} = 5.0 V ± 10 %	25	55	μA
			V _{DD} = 3.0 V ± 10 %	5	15	μA
			V _{DD} = 2.2 V ± 10 %	2.5	12.5	μA
	I _{DD5}	XT1 = 0 V STOP mode When feedback resistor is connected	V _{DD} = 5.0 V ± 10 %	1	30	μA
			V _{DD} = 3.0 V ± 10 %	0.5	10	μA
			V _{DD} = 2.2 V ± 10 %	0.3	10	μA
	I _{DD6}	XT1 = 0 V STOP mode When feedback resistor is disconnected	V _{DD} = 5.0 V ± 10 %	0.1	30	μA
			V _{DD} = 3.0 V ± 10 %	0.05	10	μA
			V _{DD} = 2.2 V ± 10 %	0.05	10	μA

- Notes**
1. Not including currents flowing in on-chip pull-up resistors or LCD split resistors.
 2. When the main system clock is stopped.

DC CHARACTERISTICS (T_A = -10 to +85 °C)

(1) Static Display Mode (V_{DD} = 2.0 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{LCD}			2.0		V _{DD}	V
LCD split resistor	R _{LCD}			60	100	150	kΩ
LCD output voltage deviation ^{Note} (common)	V _{ODC}	I _o = ±5 μA	2.0 V ≤ V _{LCD} ≤ V _{DD} V _{LCD0} = V _{LCD}	0		±0.2	V
LCD output voltage deviation ^{Note} (segment)	V _{ODS}	I _o = ±1 μA		0		±0.2	V

Note The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (V_{LCDn}; n = 0, 1, 2).

(2) 1/3 Bias Method (V_{DD} = 2.5 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{LCD}			2.5		V _{DD}	V
LCD split resistor	R _{LCD}			60	100	150	kΩ
LCD output voltage deviation ^{Note} (common)	V _{ODC}	I _o = ±5 μA	2.5 V ≤ V _{LCD} ≤ V _{DD} V _{LCD0} = V _{LCD}	0		±0.2	V
LCD output voltage deviation ^{Note} (segment)	V _{ODS}	I _o = ±1 μA		V _{LCD1} = V _{LCD} × 2/3 V _{LCD2} = V _{LCD} × 1/3	0		±0.2

Note The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (V_{LCDn}; n = 0, 1, 2).

(3) 1/2 Bias Method (V_{DD} = 2.7 to 6.0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{LCD}			2.7		V _{DD}	V
LCD split resistor	R _{LCD}			60	100	150	kΩ
LCD output voltage deviation ^{Note} (common)	V _{ODC}	I _o = ±5 μA	2.7 V ≤ V _{LCD} ≤ V _{DD} V _{LCD0} = V _{LCD}	0		±0.2	V
LCD output voltage deviation ^{Note} (segment)	V _{ODS}	I _o = ±1 μA		V _{LCD1} = V _{LCD} × 1/2 V _{LCD2} = V _{LCD1}	0		±0.2

Note The voltage deviation is the difference from the output voltage corresponding to the ideal value of the segment and common outputs (V_{LCDn}; n = 0, 1, 2).



AC CHARACTERISTICS (T_A = -40 to +85 °C, V_{DD} = 2.0 to 6.0 V)

(1) Basic Operation

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
Cycle time (Minimum instruction execution time)	T _{CY}	Operating on main system clock (f _{XX} = 2.5 MHz) ^{Note1}	V _{DD} = 2.7 to 6.0 V	0.8		64	μs
				2.2		64	μs
		Operating on main system clock (f _{XX} = 5.0 MHz) ^{Note2}	4.5 ≤ V _{DD} ≤ 6.0 V	0.4		32	μs
			2.7 ≤ V _{DD} < 4.5 V	0.8		32	μs
		Operating on subsystem clock	40 ^{Note3}	122	125	μs	
T11, 2 input frequency	f _{TI}	V _{DD} = 4.5 to 6.0 V		0	4	MHz	
				0	275	kHz	
T11, 2 input high/low-level width	t _{TIH}	V _{DD} = 4.5 to 6.0 V		100		ns	
	t _{TIL}			1.8		μs	
Interrupt input high/low-level width	t _{INTH}	INTP0	8/f _{sam} ^{Note4}			μs	
	t _{INTL}	INTP1 to INTP5, P110 to P117	V _{DD} = 2.7 to 6.0 V	10		μs	
				20		μs	
RESET low level width	tr _{SL}	V _{DD} = 2.7 to 6.0 V		10		μs	
				20		μs	

- Notes 1.** Main system clock f_{XX} = f_X/2 operation (when oscillation mode selection register is set to 00H)
2. Main system clock f_{XX} = f_X operation (when oscillation mode selection register is set to 01H)
3. This is the value when the external clock is used. The value is 114 μs (min.) when the crystal resonator is used.
4. In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register, selection of f_{sam} is possible between f_{XX}/2^N, f_{XX}/32, f_{XX}/64 and f_{XX}/128 (when N = 0 to 4).

T_{CY} vs V_{DD} (At main system clock f_{XX} = f_X/2 operation) T_{CY} vs V_{DD} (At main system clock f_{XX} = f_X operation)



(2) Serial Interface (T_A = -40 to +85 °C, V_{DD} = 2.0 to 6.0 V)

(a) 3-wire serial I/O mode ($\overline{\text{SCK}}$... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t _{KCY1}	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high/low-level width	t _{KH1} , t _{KL1}	V _{DD} = 4.5 to 6.0 V	t _{KCY1} /2-50			ns
			t _{KCY1} /2-100			ns
SI setup time (to $\overline{\text{SCK}}\downarrow$)	t _{SIK1}	4.5 V ≤ V _{DD} ≤ 6.0 V	100			ns
		2.7 V ≤ V _{DD} < 4.5 V	150			ns
			300			ns
SI hold time (from $\overline{\text{SCK}}\downarrow$)	t _{KS1}		400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	t _{KSO1}	C = 100 pF ^{Note}			300	ns

Note C is the load capacitance of $\overline{\text{SCK}}$, SO output line.

(b) 3-wire serial I/O mode ($\overline{\text{SCK}}$... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t _{KCY2}	4.5 V ≤ V _{DD} ≤ 6.0 V	800			ns
		2.7 V ≤ V _{DD} < 4.5 V	1600			ns
			3200			ns
$\overline{\text{SCK}}$ high/low-level width	t _{KH2} , t _{KL2}	4.5 V ≤ V _{DD} ≤ 6.0 V	400			ns
		2.7 V ≤ V _{DD} < 4.5 V	800			ns
			1600			ns
SI setup time (to $\overline{\text{SCK}}\downarrow$)	t _{SIK2}		100			ns
SI hold time (from $\overline{\text{SCK}}\downarrow$)	t _{KS2}		400			ns
SO output delay time from $\overline{\text{SCK}}\downarrow$	t _{KSO2}	C = 100 pF ^{Note}			300	ns
$\overline{\text{SCK}}$ rise, fall time	t _{R2} , t _{F2}				1000	ns

Note C is the load capacitance of SO output line.

(c) SBI mode ($\overline{\text{SCK}}$...Internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t _{KCY3}	V _{DD} = 4.5 to 6.0 V		800			ns
				3200			ns
$\overline{\text{SCK}}$ high/low-level width	t _{KH3} ,	V _{DD} = 4.5 to 6.0 V		t _{KCY3} /2-50			ns
	t _{KL3}			t _{KCY3} /2-150			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}\downarrow$)	t _{SIK3}	V _{DD} = 4.5 to 6.0 V		100			ns
				300			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}\downarrow$)	t _{KSI3}			t _{KCY3} /2			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	t _{KSO3}	R = 1 kΩ , C = 100 pF ^{Note}	V _{DD} = 4.5 to 6.0 V	0		250	ns
				0		1000	ns
SB0, SB1 \downarrow from $\overline{\text{SCK}}\downarrow$	t _{KSB}			t _{KCY3}			ns
$\overline{\text{SCK}}\downarrow$ from SB0, SB1 \downarrow	t _{SBK}			t _{KCY3}			ns
SB0, SB1 high-level width	t _{SBH}			t _{KCY3}			ns
SB0, SB1 low-level width	t _{SBL}			t _{KCY3}			ns

Note R and C are the load resistance and load capacitance of the $\overline{\text{SCK}}$, SB0 and SB1 output line.

(d) SBI mode ($\overline{\text{SCK}}$...External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK}}$ cycle time	t _{KCY4}	V _{DD} = 4.5 to 6.0 V		800			ns
				3200			ns
$\overline{\text{SCK}}$ high/low-level width	t _{KH4} ,	V _{DD} = 4.5 to 6.0 V		400			ns
	t _{KL4}			1600			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}\downarrow$)	t _{SIK4}	V _{DD} = 4.5 to 6.0 V		100			ns
				300			ns
SB0, SB1 hold time (from $\overline{\text{SCK}}\downarrow$)	t _{KSI4}			t _{KCY4} /2			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	t _{KSO4}	R = 1 kΩ , C = 100 pF ^{Note}	V _{DD} = 4.5 to 6.0 V	0		300	ns
				0		1000	ns
SB0, SB1 \downarrow from $\overline{\text{SCK}}\downarrow$	t _{KSB}			t _{KCY4}			ns
$\overline{\text{SCK}}\downarrow$ from SB0, SB1 \downarrow	t _{SBK}			t _{KCY4}			ns
SB0, SB1 high-level width	t _{SBH}			t _{KCY4}			ns
SB0, SB1 low-level width	t _{SBL}			t _{KCY4}			ns
$\overline{\text{SCK}}$ rise, fall time	t _{R4} , t _{F4}					1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output line.

(e) 2-wire serial I/O mode ($\overline{\text{SCK}}$... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK}}$ cycle time	t_{KCY5}	R = 1 kΩ, C = 100 pF ^{Note}	V _{DD} = 2.7 to 6.0 V	1600			ns
				3200			ns
$\overline{\text{SCK}}$ high-level width	t_{KH5}		V _{DD} = 2.7 to 6.0 V	$t_{\text{KCY5}}/2-160$			ns
				$t_{\text{KCY5}}/2-190$			ns
$\overline{\text{SCK}}$ low-level width	t_{KL5}		V _{DD} = 4.5 to 6.0 V	$t_{\text{KCY5}}/2-50$			ns
				$t_{\text{KCY5}}/2-100$			ns
SB0, SB1 setup time (to $\overline{\text{SCK}}\downarrow$)	t_{SIK5}		4.5 V ≤ V _{DD} ≤ 6.0 V	300			ns
			2.7 V ≤ V _{DD} < 4.5 V	350			ns
				400			ns
SB0, $\overline{\text{SB1}}$ hold time (from $\overline{\text{SCK}}\downarrow$)	t_{KSI5}			600			ns
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	t_{KSO5}				300	ns	

Note R and C are the load resistance and load capacitance of the $\overline{\text{SCK0}}$, SB0 and SB1 output line.

(f) 2-wire serial I/O mode ($\overline{\text{SCK}}$... External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK}}$ cycle time	t_{KCY6}	V _{DD} = 2.7 to 6.0 V	1600			ns	
			3200			ns	
$\overline{\text{SCK}}$ high-level width	t_{KH6}	V _{DD} = 2.7 to 6.0 V	650			ns	
			1300			ns	
$\overline{\text{SCK}}$ low-level width	t_{KL6}	V _{DD} = 2.7 to 6.0 V	800			ns	
			1600			ns	
SB0, SB1 setup time (to $\overline{\text{SCK}}\downarrow$)	t_{SIK6}		100			ns	
SB0, $\overline{\text{SB1}}$ hold time (from $\overline{\text{SCK}}\downarrow$)	t_{KSI6}		$t_{\text{KCY6}}/2$			ns	
SB0, SB1 output delay time from $\overline{\text{SCK}}\downarrow$	t_{KSO6}	R = 1 kΩ, C = 100 pF ^{Note}	V _{DD} = 4.5 to 6.0 V	0		300	ns
				0		500	ns
$\overline{\text{SCK}}$ rise, fall time	$t_{\text{r6}},$ t_{f6}				1000	ns	

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output line.


(g) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$			78125	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			39063	bps
					19531	bps



(h) UART mode (External clock input)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	t _{KCY7}	$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	800			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	1600			ns
			3200			ns
ASCK high/low-level width	t _{KH7} , t _{KL7}	$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$	400			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	800			ns
			1600			ns
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 6.0\text{ V}$			39063	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			19531	bps
					9766	bps
ASCK rise, fall time	t _{R7} , t _{F7}				1000	ns


AC Timing Test Point (Excluding X1, XT1 Input)



Clock Timing




TI Timing




Serial Transfer Timing


3-wire serial I/O mode:




SBI mode (bus release signal transfer):




SBI mode (command signal transfer):



2-wire serial I/O mode:



UART mode:



A/D Converter ($T_A = -40$ to $+85$ °C, $AV_{DD} = V_{DD} = 2.0$ to 6.0 V, $AV_{SS} = V_{SS} = 0$ V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error ^{Note}		$2.7\text{ V} \leq AV_{REF} \leq 6.0\text{ V}$			± 0.6	%
					± 1.4	%
Conversion time	t_{CONV}		19.1		200	μs
Sampling time	t_{SAMP}		$12/f_{XX}$			μs
Analog input voltage	V_{IAN}		AV_{SS}		AV_{REF}	V
Reference voltage	AV_{REF}		2.0		AV_{DD}	V
AV_{REF} - AV_{SS} resistance	R_{AIREF}		4	14		$\text{k}\Omega$


Note Quantization error ($\pm 1/2$ LSB) is not included. This is expressed in proportion to the full-scale value.

DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS (T_A = -40 to +85 °C)


Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{DDDR}		1.8		6.0	V
Data retention supply current	I _{DDDR}	V _{DDDR} = 1.8 V Subsystem clock stopped and feed-back resistor disconnected		0.1	10	μA
Release signal set time	t _{SREL}		0			μs
Oscillation stabilization wait time	t _{WAIT}	Release by $\overline{\text{RESET}}$		2 ¹⁷ /f _x		ms
		Release by interrupt		Note		ms

Note In combination with bits 0 to 2 (OSTS0 to OSTS2) of oscillation stabilization time select register, selection of 2¹²/f_{xx} and 2¹⁴/f_{xx} to 2¹⁷/f_{xx} is possible.


Data Retention Timing (STOP Mode Release by $\overline{\text{RESET}}$)




Data Retention Timing (STOP Mode Release by Standby Release Signal: Interrupt Signal)



Interrupt Input Timing




$\overline{\text{RESET}}$ Input Timing




11. CHARACTERISTIC CURVES (REFERENCE VALUES)

I_{DD} vs V_{DD} (Main System Clock: 5.0 MHz)





I_{DD} vs V_{DD} (Main System Clock: 2.5 MHz)

(T_A = 25 °C)



12. PACKAGE DRAWINGS

100 PIN PLASTIC QFP (FINE PITCH) (□14)



NOTE


Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

Remark Dimensions and materials of ES products are same as those of mass production product.

ITEM	MILLIMETERS	INCHES
A	16.0±0.2	0.630±0.008
B	14.0±0.2	0.551 ^{+0.009} _{-0.008}
C	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	16.0±0.2	0.630±0.008
F	1.0	0.039
G	1.0	0.039
H	0.22 ^{+0.05} _{-0.04}	0.009±0.002
I	0.10	0.004
J	0.5 (T.P.)	0.020 (T.P.)
K	1.0±0.2	0.039 ^{+0.009} _{-0.008}
L	0.5±0.2	0.020 ^{+0.008} _{-0.009}
M	0.17 ^{+0.03} _{-0.07}	0.007 ^{+0.001} _{-0.003}
N	0.10	0.004
P	1.45	0.057
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX.	0.067 MAX.

P100GC-50-7EA-2

100 PIN PLASTIC QFP (14 × 20)



detail of lead end

NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

Remark Dimensions and materials of ES products are same as mass production product.

P100GF-65-3BA1-2

ITEM	MILLIMETERS	INCHES
A	23.6±0.4	0.929±0.016
B	20.0±0.2	0.795 ^{+0.009} _{-0.008}
C	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	17.6±0.4	0.693±0.016
F	0.8	0.031
G	0.6	0.024
H	0.30±0.10	0.012 ^{+0.004} _{-0.005}
I	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.8±0.2	0.071 ^{+0.008} _{-0.009}
L	0.8±0.2	0.031 ^{+0.009} _{-0.008}
M	0.15 ^{+0.10} _{-0.05}	0.006 ^{+0.004} _{-0.003}
N	0.10	0.004
P	2.7	0.106
Q	0.1±0.1	0.004±0.004
S	3.0 MAX.	0.119 MAX.

13. RECOMMENDED SOLDERING CONDITIONS

The μPD78062/78063/78064 should be soldered and mounted under the conditions recommended in the table below.

For detail of recommended soldering conditions, refer to the information document “Semiconductor Device Mounting Technology Manual” (IE-1207).

For soldering methods and conditions other than those recommended below, contact our sales personnel.

Table 13-1. Surface Mounting Type Soldering Conditions (1/2)

- (1) μPD78062GC-xxx-7EA : 100-pin plastic QFP (Fine pitch) (□14 mm)
- μPD78063GC-xxx-7EA : 100-pin plastic QFP (Fine pitch) (□14 mm)
- μPD78064GC-xxx-7EA : 100-pin plastic QFP (Fine pitch) (□14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Twice max., Time limit: 7 days ^{Note} (thereafter 10 hours prebaking required at 125°C) <precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	IR35-107-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. (at 200°C or above), Number of times: Twice max., Time limit: 7 days ^{Note} (thereafter 10 hours prebaking required at 125°C) <precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	VP15-107-2
Pin part heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per device side)	—

Note For the storage period after dry-pack decapsulation, storage conditions are max. 25°C, 65% RH.

Table 13-1. Surface Mounting Type Soldering Conditions (2/2)

(2) μPD78062GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)

μPD78063GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)

μPD78064GF-xxx-3BA : 100-pin plastic QFP (14 × 20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Duration: 30 sec. max. (at 210°C or above), Number of times: Twice max. <precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	IR35-00-2
VPS	Package peak temperature: 215°C, Duration: 40 sec. (at 200°C or above), Number of times: Twice max. <precautions> (1) The second reflow should be started after the first reflow device temperature has returned to the ordinary state. (2) Flux washing must not be performed by the use of water after the first reflow.	VP15-00-2
Wave soldering	Solder bath temperature: 260°C max., Duration: 10 sec. max., Number of times: Once, Preliminary heat temperature: 120°C max. (Package surface temperature)	WS60-00-1
Pin part heating	Pin temperature: 300°C max. Duration: 3 sec. max. (per device side)	—

Caution Use of more than one soldering method should be avoided (except in the case of pin part heating).

APPENDIX A. DEVELOPMENT TOOLS

The following development tools are available for system development using μPD78062/78063/78064.

Language Processing Software

RA78K/0 <small>Note 1, 2, 3</small>	78K/0 series common assembler package
CC78K/0 <small>Note 1, 2, 3</small>	78K/0 series common C compiler package
DF78064 <small>Note 1, 2, 3</small>	μPD78064 subseries device file
CC78K/0-L <small>Note 1, 2, 3</small>	78K/0 series common C compiler library source file

PROM Writing Tools

PG-1500	PROM programmer
PA-78P064GC PA-78P064GF PA-78P064KL-T	Programmer adapters connected to PG-1500
PG-1500 controller <small>Note 1, 2</small>	PG-1500 control program

Debugging Tools

IE-78000-R	78K/0 series common in-circuit emulator
IE-78000-R-BK	78K/0 series common break board
IE-78064-R-EM	μPD78064 subseries evaluation emulation board
EP-78064GC-R EP-78064GF-R	μPD78064 subseries common emulation probes
EV-9500GC-100	Adapter to be mounted on a user system board made for 100-pin plastic QFP
EV-9200GF-100	Socket to be mounted on a user system board made for 100-pin plastic QFP
EV-9900	Tool used when removing μPD78P064KL-T from EV-9200GF-100
SM78K/0 <small>Note 4, 5</small>	78K/0 series common system simulator
SD78K/0 <small>Note 1, 2</small>	IE-78000-R screen debugger
DF78064 <small>Note 1, 2, 4, 5</small>	μPD78064 subseries device file

Real-Time OS

RX78K/0 <small>Note 1, 2, 3</small>	78K/0 series real-time OS
MX78K0 <small>Note 1, 2, 3</small>	78K/0 series OS

Fuzzy Inference Development Support System

FE9000 ^{Note 1} , FE9200 ^{Note 5}	Fuzzy knowledge data creation tool
FT9080 ^{Note 1} , FT9085 ^{Note 2}	Translator
FI78K/0 ^{Note 1, 2}	Fuzzy inference module
FD78K/0 ^{Note 1, 2}	Fussy inference debugger

- Notes**
1. PC-9800 series (MS-DOS™) based
 2. IBM PC/AT™ (PC DOS™) based
 3. HP9000 series 300™, HP9000 series 700™ (HP-UX™) based, SPARCstation™ (Sun OS™) based, EWS-4800 series (EWS-UX/V) based
 4. PC-9800 series (MS-DOS + Windows™) based.
 5. IBM PC/AT (PC DOS + Windows) based

- Remarks**
1. For third party development tools, see the **78K/0 Series Selection Guide (IF-1185)**.
 2. RA78K/0, CC78K/0, SM78K/0, and SD78K/0 are used in combination with DF78064.

APPENDIX B. RELATED DOCUMENTS

Device Related Documents

Document Name		Document No. (Japanese)	Document No. (English)
μPD78064/78064Y Subseries User's Manual		IEU-817	IEU-1364
78K/0 Series User's Manual (Instruction)		IEU-849	IEU-1372
78K/0 Series Application Note	Basic II	IEA-740	IEA-1299
	Floating-Point Operation Program	IEA-718	IEA-1289

Development Tool Related Documents (User's Manual)

Document Name		Document No. (Japanese)	Document No. (English)
RA78K Series Assembler Package	Operation	EEU-809	EEU-1399
	Language	EEU-815	EEU-1404
RA78K Series Structured Assembler Preprocessor		EEU-817	EEU-1402
CC78K Series C Compiler	Operation	EEU-656	EEU-1280
	Language	EEU-655	EEU-1284
PG-1500 PROM Programmer		EEU-651	EEU-1335
★ PG-1500 Controller	PC-9800 series (MS-DOS) base	EEU-704	To be prepared
	IBM PC series (PC DOS) base	EEU-5008	EEU-1291
IE-78000-R		EEU-810	EEU-1398
IE-78000-R-BK		EEU-867	EEU-1427
IE-78064-R-EM		EEU-905	EEU-1443
EP-78064		EEU-934	EEU-1469
★ SM78K/0 System Sumilator	Reference	EEU-5002	To be prepared
★ SD78K/0 Screen Debugger	Basic	To be prepared	EEU-1414
★ IBM PC/AT (PC DOS) Base	Reference	EEU-993	EEU-1413

Installation Software Related Documents (User's Manual)

Document Name		Document No. (Japanese)	Document No. (English)
Fuzzy Knowledge Data Creation Tool		EEU-829	EEU-1438
78K/0, 78K/II, 87AD Series Fuzzy, Inference Development Support System Translator		EEU-862	EEU-1444
★ 78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Module		EEU-858	EEU-1441
★ 78K/0 Series Fuzzy Inference Development Support System Fuzzy Inference Debugger		EEU-921	EEU-1458

Other Related Documents

Document Name		Document No. (Japanese)	Document No. (English)
Package Manual		IEI-635	IEI-1213
Semiconductor Device Mounting Technology Manual		IEI-616	IEI-1207
Quality Grades on Semiconductor Devices		IEI-620	IEI-1209
Semiconductor Devices Quality Guarantee Guide		MEI-603	MEI-1202

Caution The above related documents are subject to change without notice. For design purpose, etc., be sure to use the latest documents.

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Some of related document may be preliminary, but is not marked as such.
Please keep this in mind as you refer to this information.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customer must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices in "Standard" unless otherwise specified in NEC's Data Sheets or Data Books.

If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact NEC Sales Representative in advance.

Anti-radiative design is not implemented in this product.

M4 94.11

NEC is a registered trademark of NEC Corporation.

IEBus is a trademark of NEC Corporation.

MS-DOS and Windows are trademarks of Microsoft Corporation.

PC/AT and PC DOS are trademarks of IBM Corporation.

HP9000 series 300, HP9000 series 700, and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.