

Image rejecting front-end for GSM applications

UAA2073AM

FEATURES

- Low-noise, wide dynamic range amplifier
- Very low noise figure
- Dual balanced mixer for at least 30 dB on-chip image rejection
- IF I/Q combination network for 175 MHz
- Down-conversion mixer for closed-loop transmitters
- Independent TX/RX fast **on/off** power-down modes
- Very small outline packaging
- Very small application (no image filter).

APPLICATIONS

- 900 MHz front-end for GSM hand-portable equipment
- Compact digital mobile communication equipment
- TDMA receivers.

GENERAL DESCRIPTION

UAA2073AM contains both a receiver front-end and a high frequency transmit mixer intended for GSM (Global System for Mobile communications) cellular telephones. Designed in an advanced BiCMOS process it combines high performance with low power consumption and a high degree of integration, thus reducing external component costs and total front-end size.

The main advantage of the UAA2073AM is its ability to provide over 30 dB of image rejection. Consequently, the image filter between the LNA and the mixer is suppressed and the duplexer design is eased, compared with a conventional front-end design.

Image rejection is achieved in the internal architecture by two RF mixers in quadrature and two all-pass filters in I and Q IF channels that phase shift the IF by 45° and 135° respectively. The two phase shifted IFs are recombined and buffered to furnish the IF output signal.

This means that signals presented at the RF input at LO – IF frequency are rejected through this signal processing while signals at LO + IF frequency can form the IF signal.

The receiver section consists of a low-noise amplifier that drives a quadrature mixer pair. The IF amplifier has on-chip 45° and 135° phase shifting and a combining network for image rejection. The IF driver has differential open-collector type outputs.

The LO part consists of an internal all-pass type phase shifter to provide quadrature LO signals to the receive mixers. The all-pass filters outputs are buffered before being fed to the receive mixers.

The transmit section consists of a down-conversion mixer and a transmit IF driver stage. In the transmit mode an internal LO buffer is used to drive the transmit IF down-conversion mixer.

All RF and IF inputs or outputs are balanced to reduce EMC issues.

Fast power-up switching is possible. A synthesizer-on (SX) mode enables LO buffers independent of the other circuits. When SXON pin is HIGH, all internal buffers on the LO path of the circuit are turned **on**, thus minimizing LO pulling when remainder of receive chain is powered-up.

ORDERING INFORMATION

TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
UAA2073AM	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1

Image rejecting front-end for GSM applications

UAA2073AM

QUICK REFERENCE DATA

Note 1.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{CC}	supply voltage	3.6	3.75	5.3	V
$I_{CC(RX)}$	receive supply current	21	26	32	mA
$I_{CC(TX)}$	transmit supply current	9	12	15	mA
NF_{RX}	noise figure on demonstration board (including matching and PCB losses)	–	3.6	4.7	dB
G_{CPRX}	conversion power gain	19	22	25	dB
IR	image frequency rejection	30	45	–	dB
T_{amb}	operating ambient temperature	–30	+25	+75	°C

Note

- For conditions see Chapters “DC characteristics” and “AC characteristics”.

BLOCK DIAGRAM




Fig.1 Block diagram.

Image rejecting front-end for GSM applications

UAA2073AM

PINNING

SYMBOL	PIN	DESCRIPTION
SBS	1	sideband selection (should be grounded for $f_{LO} < f_{RF}$)
n.c.	2	not connected
n.c.	3	not connected
V _{CC1}	4	supply voltage for receive and transmit sections
RFINA	5	RF input A (balanced)
RFINB	6	RF input B (balanced)
GND1	7	ground 1 for receive and transmit sections
TXINA	8	transmit mixer input A (balanced)
TXINB	9	transmit mixer input B (balanced)
SXON	10	hardware power-on of LO section (including buffers to RX and TX)
RXON	11	hardware power-on for receive section and LO buffers to RX
TXON	12	hardware power-on for transmit section and LO buffers to TX
TXOIFB	13	transmit mixer IF output B (balanced)
TXOIFA	14	transmit mixer IF output A (balanced)
V _{CC2}	15	supply voltage for LO section
GND2	16	ground 2 for LO section
LOINB	17	LO input B (balanced)
LOINA	18	LO input A (balanced)
IFB	19	IF output B (balanced)
IFA	20	IF output A (balanced)




Fig.2 Pin configuration.

Image rejecting front-end for GSM applications

UAA2073AM

FUNCTIONAL DESCRIPTION

Receive section

The circuit contains a low-noise amplifier followed by two high dynamic range mixers. These mixers are of the Gilbert-cell type. The whole internal architecture is fully differential.

The local oscillator, shifted in phase to 45° and 135° , mixes the amplified RF to create I and Q channels. The two I and Q channels are buffered, phase shifted by 45° and 135° respectively, amplified and recombined internally to realize the image rejection.

Pin SBS allows sideband selection:

- $f_{LO} > f_{RF}$ (SBS = 1)
- $f_{LO} < f_{RF}$ (SBS = 0).

Where f_{RF} is the frequency of the wanted signal.

Balanced signal interfaces are used for minimizing crosstalk due to package parasitics. The RF differential input impedance is $150\ \Omega$ (parallel real part), chosen to minimize current consumption at best noise performance.

The IF output is differential and of the open-collector type, tuned for 175 MHz. Typical application will load the output with a $680\ \Omega$ resistor load at each IF output, plus a $1\ \text{k}\Omega$ load consisting in the input impedance of the IF filter or in the input impedance of the matching network for the IF filter. The power gain refers to the available power on this $1\ \text{k}\Omega$ load. The path to V_{CC} for the DC current should be achieved via tuning inductors. The output voltage is limited to $V_{CC} + 3V_{be}$ or 3 diode forward voltage drops.

Fast switching, **on/off**, of the receive section is controlled by the hardware input RXON.




Fig.3 Block diagram, receive section.

Image rejecting front-end for GSM applications

UAA2073AM

Local oscillator section

The Local Oscillator (LO) input directly drives the two internal all-pass networks to provide quadrature LO to the receive mixers.

The LO differential input impedance is 50 Ω (parallel real part).

A synthesizer-on (SX) mode is used to power-up the buffering on the LO inputs, minimizing the pulling effect on the external VCO when entering transmit or receive modes.

This mode is active when the SXON input is HIGH. Table 1 shows status of circuit in accordance with TXON, RXON and SXON inputs.




Fig.4 Block diagram, LO section.

Transmit mixer

This mixer is used for down-conversion to the transmit IF. Its inputs are coupled to the transmit RF and down-convert it to a modulated transmit IF frequency which is phase locked with the baseband modulation.

The transmit mixer provides a differential input at 200 Ω and a differential output driver buffer for a 1 kΩ load. The IF outputs are low impedance (emitter followers).

Fast switching, **on/off**, of the transmit section is controlled by the hardware input TXON.




Fig.5 Block diagram, transmit mixer.

Image rejecting front-end for GSM applications

UAA2073AM

Table 1 Control of power status

EXTERNAL PIN LEVEL			CIRCUIT MODE OF OPERATION
TXON	RXON	SXON	
LOW	LOW	LOW	power-down mode
LOW	HIGH	LOW	RX mode: receive section and LO buffers to RX on
HIGH	LOW	LOW	TX mode: transmit section and LO buffers to TX on
LOW	LOW	HIGH	SX mode: complete LO section on
LOW	HIGH	HIGH	SRX mode: receive section on and SX mode active
HIGH	LOW	HIGH	STX mode: transmit section on and SX mode active
HIGH	HIGH	LOW	receive and transmit sections on ; specification not guaranteed
HIGH	HIGH	HIGH	receive and transmit sections on ; specification not guaranteed

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{CC}	supply voltage	–	9	V
ΔGND	difference in ground supply voltage applied between GND1 and GND2	–	0.6	V
$P_{i(max)}$	maximum power input	–	+20	dBm
$T_{j(max)}$	maximum operating junction temperature	–	+150	°C
$P_{dis(max)}$	maximum power dissipation in stagnant air	–	250	mW
T_{stg}	IC storage temperature	–65	+150	°C

HANDLING

Every pin withstands the ESD test in accordance with MIL-STD-883C class 2 (method 3015.5).

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
$R_{th\ j-a}$	thermal resistance from junction to ambient in free air	120	K/W

Image rejecting front-end for GSM applications

UAA2073AM

DC CHARACTERISTICS $V_{CC} = 3.75\text{ V}$; $T_{amb} = 25\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Pins: V_{CC1} and V_{CC2}						
V_{CC}	supply voltage	over full temperature range	3.6	3.75	5.3	V
$I_{CC(RX)}$	supply current in RX mode		21	26	32	mA
$I_{CC(TX)}$	supply current in TX mode		9	12	15	mA
$I_{CC(SX)}$	supply current in SX mode		4.5	5.8	7.0	mA
$I_{CC(SRX)}$	supply current in SRX mode		23	28	34	mA
$I_{CC(STX)}$	supply current in STX mode		12.5	15.0	19.5	mA
$I_{CC(PD)}$	supply current in power-down mode		–	0.01	50	μA
Pins: SXON, RXON, TXON and SBS						
V_{th}	CMOS threshold voltage	note 1	–	1.25	–	V
V_{IH}	HIGH level input voltage		$0.7V_{CC}$	–	V_{CC}	V
V_{IL}	LOW level input voltage		–0.3	–	0.8	V
I_{IH}	HIGH level static input current	pin at $V_{CC} - 0.4\text{ V}$	–1	–	+1	μA
I_{IL}	LOW level static input current	pin at 0.4 V	–1	–	+1	μA
Pins: RFINA and RFINB						
$V_{I(RFIN)}$	DC input voltage level	receive section on	2.0	2.2	2.4	V
Pins: IFA and IFB						
$I_{O(IF)}$	DC output current	receive section on	2.3	3.0	3.8	mA
Pins: TXINA and TXINB						
$V_{I(TXIN)}$	DC input voltage level	transmit section on	2.1	2.4	2.6	V
Pins: TXOIFA and TXOIFB						
$V_{O(TXOIF)}$	DC output voltage level	transmit section on	1.8	1.9	2.1	V
Pins: LOINA and LOINB						
$V_{I(LOIN)}$	DC input voltage level	receive section on	2.3	2.5	2.8	V
		transmit section on	2.3	2.5	2.8	V

Note

1. The referenced inputs should be connected to a valid CMOS input level.

Image rejecting front-end for GSM applications

UAA2073AM

AC CHARACTERISTICS

$V_{CC} = 3.75\text{ V}$; $T_{amb} = -30\text{ to }+75\text{ }^{\circ}\text{C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Receive section (receive section on)						
R_{iRX}	RF input resistance (real part of the parallel input impedance)	balanced; at 942.5 MHz	–	150	–	Ω
C_{iRX}	RF input capacitance (imaginary part of the parallel input impedance)	balanced; at 942.5 MHz	–	1	–	pF
f_{iRX}	RF input frequency		925	–	960	MHz
RL_{iRX}	return loss on matched RF input	note 1	15	20	–	dB
G_{CPRX}	conversion power gain	differential RF input to differential IF output matched to 1 k Ω differential	19	22	25	dB
G_{rip}	gain ripple as a function of RF frequency	note 2	–	0.2	0.5	dB
$\Delta G/T$	gain variation with temperature	note 2	–20	–15	–10	mdB/K
DES1	1 dB desensitization input power	interferer frequency offset 3 MHz	–	–30	–	dBm
CP1 _{RX}	1 dB input compression point	note 1	–25	–23.0	–	dBm
IP3 _{RX}	3rd order intercept point referenced to the RF input	note 2	–21.5	–15	–	dBm
NF _{RX}	overall noise figure	RF input to differential IF output; note 3 $T_{amb} = +25^{\circ}\text{C}$ over full temperature range	– –	3.6 –	4.0 4.7	dB dB
R_{LRX}	typical application IF output load impedance	balanced	–	1000	–	Ω
C_{LRX}	IF output load capacitance	unbalanced	–	–	2	pF
f_{oRX}	IF frequency range		–	175	–	MHz
IR	image frequency rejection	$f_{LO} < f_{RF}$	30	45	–	dB

Image rejecting front-end for GSM applications

UAA2073AM

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Local oscillator section (RXON or TXON or SXON = 1)						
f_{iLO}	LO input frequency		750	–	785	MHz
R_{iLO}	LO input resistance (real part of the parallel input impedance)	balanced; at 767.5 MHz	–	80	–	Ω
C_{iLO}	LO input capacitance (imaginary part of the parallel input impedance)	balanced; at 767.5 MHz	–	2	–	pF
RL_{iLO}	return loss on matched input (including power-down mode)	note 2	10	15	–	dB
ΔRL_{iLO}	return loss variation between SX, SRX and STX modes	linear S_{11} variation; note 1	–	20	–	mU
P_{iLO}	LO input power level		–7	–4	0	dBm
RI_{LO}	reverse isolation	LOIN to RFIN at LO frequency; note 2	40	–	–	dB
Transmit section (transmit section on)						
Z_{oTX}	TX IF output impedance		–	–	200	Ω
Z_{LTX}	TX IF load impedance		–	1	–	k Ω
C_{LTX}	TX IF load capacitance		–	–	2	pF
R_{iTX}	TX RF input resistance (real part of the parallel input impedance)	balanced; at 897.5 MHz	–	200	–	Ω
C_{iTX}	TX RF input capacitance (imaginary part of the parallel input impedance)	balanced; at 897.5 MHz	–	1	–	pF
f_{iTX}	TX input frequency		880	–	915	MHz
RL_{iTX}	return loss on matched TX input	note 1	15	20	–	dB
G_{CPTX}	conversion power gain	from 200 Ω to 1 k Ω output; note 2	5	7.4	10	dB
f_{oTX}	TX output frequency		40	–	200	MHz
$CP1_{TX}$	1 dB input compression point	note 1	–22	–17.5	–	dBm
$IP2_{TX}$	2nd order intercept point		–	+20	–	dBm
$IP3_{TX}$	3rd order intercept point		–12	–9	–	dBm
NF_{TX}	noise figure	double sideband; notes 2 and 3	–	9.8	12	dB
RI_{TX}	reverse isolation	TXIN to LOIN; note 2	40	–	–	dB
I_{TX}	isolation	LOIN to TXIN; note 2	40	–	–	dB
Timing						
t_{start}	start-up time of each block		1	5	20	μ s

Notes

1. Measured and guaranteed only on Philips UAA2073AM demonstration board at $T_{amb} = 25\text{ }^{\circ}\text{C}$.
2. Measured and guaranteed only on Philips UAA2073AM demonstration board.
3. This value includes printed-circuit board and balun losses on Philips UAA2073AM demonstration board over full temperature range.

Image rejecting front-end for GSM applications

UAA2073AM

INTERNAL PIN CONFIGURATION

PIN	SYMBOL	DC VOLTAGE (V)	EQUIVALENT CIRCUIT
1	SBS		
10	SXON		
11	RXON		
12	TXON		
4	V _{CC1}	+3.75	
15	V _{CC2}	+3.75	
7	GND1	0	
16	GND2	0	
5	RFINA	+2.2	
6	RFINB	+2.2	
8	TXINA	+2.4	
9	TXINB	+2.4	
13	TXOIFB	+1.9	
14	TXOIFA	+1.9	

Image rejecting front-end
for GSM applications

UAA2073AM

PIN	SYMBOL	DC VOLTAGE (V)	EQUIVALENT CIRCUIT
17	LOINB	+2.5	
18	LOINA	+2.5	
19	IFB	+3.0	
20	IFA	+3.0	

Image rejecting front-end for GSM applications

UAA2073AM

APPLICATION INFORMATION




Fig.6 Philips demonstration board diagram.

Image rejecting front-end for GSM applications

UAA2073AM

Table 2 UAA2073AM demonstration board parts list

PART	VALUE	SIZE	LOCATION
Resistors			
R1	180 Ω	0805	TXOIF
R2	180 Ω	0805	TXOIF
R3	680 Ω	0805	IFO
R4	680 Ω	0805	IFO
R5	680 k Ω	0805	SBS
R8	680 k Ω	0805	RXON
R9	680 k Ω	0805	SXON
R10	680 k Ω	0805	TXON
Capacitors			
C1	1.5 pF	0805	RFIN
C2	27 pF	0805	RFIN
C3	1.5 pF	0805	RFIN
C4	27 pF	0805	RFIN
C5	1.8 pF	0805	TXIN
C6	1.8 pF	0805	TXIN
C7	27 pF	0805	TXIN
C8	27 pF	0805	TXIN
C9	3.3 pF	0805	LOIN
C10	3.3 pF	0805	LOIN
C11	27 pF	0805	LOIN
C12	27 pF	0805	LOIN
C13	390 pF	0805	TXOIF
C14	390 pF	0805	TXOIF
C15	27 pF	0805	V _{CCLO}
C17	3.9 pF	0805	IFO
C18	3.9 pF	0805	IFO
C19	220 pF	0805	IF/V _{CC}
C20	27 pF	0805	SBS
C23	27 pF	0805	V _{CC} LNA
C24	1 nF	0805	V _{CC} LNA
C25	27 pF	0805	RXON
C26	27 pF	0805	SXON
C27	27 pF	0805	TXON
C28	120 pF	0805	V _{CC}
C31	6.8 pF	0805	TXOIF
C32	6.8 pF	0805	TXOIF
C33	8.2 pF	0805	IFO
C34	8.2 pF	0805	IFO

PART	VALUE	SIZE	LOCATION
Inductors			
L1	18 nH	0805	RFIN
L2	15 nH	0805	RFIN
L3	15 nH	0805	RFIN
L4	15 nH	0805	TXIN
L5	15 nH	0805	TXIN
L6	27 nH	0805	TXIN
L7	12 nH	0805	LOIN
L8	12 nH	0805	LOIN
L9	22 nH	0805	LOIN
L11	120 nH	1008	IFO
L12	120 nH	1008	IFO
L13	180 nH	0805	TXOIF
L14	180 nH	0805	TXOIF
L15	100 nH	1008	IFO
L16	100 nH	1008	IFO

Other components

COMPONENT	DESCRIPTIONS
IC1	UAA2073AM
SMA/RIM	sockets for RF and IF inputs/outputs
SMB	V _{CC} socket

Component manufacturers

All surface mounted resistors and capacitors are from Philips Components. The small value capacitors are multilayer ceramic with NPO dielectric. The inductors are from Coilcraft UK.